

Frequency-to-Voltage Converter uses Sample-and-Hold to Improve Response and Ripple

National Semiconductor
Linear Brief 45
April 1979



Frequency-to-Voltage Converter uses Sample-and-Hold to Improve Response and Ripple

Most frequency-to-voltage (F-to-V) converters suffer from the classical tradeoff of ripple versus speed of response. For example, the basic F-to-V converter shown below has 13 mVp-p of ripple, and a rather slow 0.6 second settling time, when C_{FILTER} is 1 μF . If you want less ripple than that, the response time will be even slower. If you want quicker response, it is easy to decrease C_{FILTER} , but the ripple will increase by the same factor.

The improved circuit in Figure 2 makes an end-run around these compromises. A low-cost sample-and-hold circuit

such as LF398 can sample the F-to-V's output at the peak of its ripple, and hold it until the next cycle. The LF398 has fairly low output ripple (rms) but it does have some short duration noise spikes and glitches which can be removed easily with a simple output filter. The ripple at the output of the active filter V6 is smaller than 1 mV peak, but the settling time for a step change of input frequency is only 60 ms, or ten times quicker than the "basic" FVC with $C_{\text{FILTER}} = 1 \mu\text{F}$.




FIGURE 1. Basic Frequency-to-Voltage Converter

TL/H/8494 ±1




FIGURE 2. Improved F-to-V Converter Using Sample-and-Hold

TL/H/8494 ±2


DETAILS OF OPERATION (Refer to *Figure 3*, Waveforms)

When the input frequency waveform has a negative-going transition, pin 6 of the LM331 is driven momentarily lower than the 13V threshold voltage at pin 7. This initiates a timing cycle controlled by the R_1 and C_1 at pin 5, and also causes a transition from +5V to 0V at pin 3, (the normal VFC logic output) which is usually left unused in F-to-V operation.

During the timing cycle ($t = 1.1 \times R_1 \times C_1 = 75 \mu s$, for the example shown) a precision current source $i = 1.9 V/R_5$ flows out of pin 1 of the LM331, and charges V1 up to a value slightly higher than the average DC value of V1. At the end of the timing cycle, V1 stops charging up, and also V2 rises. The 10 k Ω pull-up resistor is coupled (through the 200 pF capacitor) to V3, and causes the LF398 to *sample* for about 5 μs . Then the LF398 goes back into *hold*. This entire operation is repeated at the same frequency as f_{IN} . The average voltage at V1 will be the same 10V full scale, according to the same formula of *Figure 1*. And the peak-to-peak ripple can be computed as 65 mV peak, 130 mVp-p, using the appropriate formula.

Now, the input to the sample-and-hold at pin 3 may have a 10.000V average DC value, but the output will be at 10.065V, because the sample occurs at the peak value of V1. Thus, to get an output with low offset, a 15 M Ω resistor is used to offset the V1 signal to a lower level. Trim the offset adjust pot to get $V_{OUT} = 1V$ at 1 kHz, and trim the gain adjust pot to get $V_{OUT} = 10V$ at 10 kHz (the interaction is minor), as measured at V4, V5, or V6. The rms value of the ripple at V4 is rather small, but the peak-to-peak ripple (spikes and glitches) may be excessive. A simple R-C filter can provide a filtered output at V5; or a simple active filter using an inexpensive LF351, will give sub-millivolt (peak) ripple at V6, with improved settling time and low output impedance.

This F-to-V converter will have a good linearity, better than 0.1%, but only from 10 kHz down to 500 Hz. Between 200 Hz and 20 Hz, V_{OUT} is not very proportional to f_{IN} . And at 0 Hz, the output will be indeterminate, because the sample-and-hold will never sample! However, there are many F-to-V applications where a 20:1 frequency range is adequate.



TL/H/8494±3

FIGURE 3. Waveforms, Improved F-to-V Converter

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 <p>National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018</p>	<p>National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80</p>	<p>National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960</p>	<p>National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408</p>
--	--	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.