AN-A

The Monolithic Operational Amplifier: A Tutorial Study

National Semiconductor Appendix A A December 1974



Invited Paper-

IEEE Journal of Solid-State Circuits, Vol. SC-9, No. 6


Abstract—A study is made of the integrated circuit operational amplifier (IC op amp) to explain details of its behavior in a simplified and understandable manner. Included are analyses of thermal feedback effects on gain, basic relationships for bandwidth and slew rate, and a discussion of pole-splitting frequency compensation. Sources of second-order bandlimiting in the amplifier are also identified and some approaches to speed and bandwidth improvement are developed. Brief sections are included on new JFET—bipolar circuitry and die area reduction techniques using transconductance reduction.

1.0 INTRODUCTION


The integrated circuit operational amplifier (IC op amp) is the most widely used of all linear circuits in production to-day. Over one hundred million of the devices will be sold in 1974 alone, and production costs are falling low enough so that op amps find applications in virtually every analog area. Despite this wide usage, however, many of the basic performance characteristics of the op amp are poorly understood.

It is the intent of this study to develop an understanding for op amp behavior in as direct and intuitive a manner as possible. This is done by using a variety of simplified circuit models which can be analyzed in some cases by inspection, or in others by writing just a few equations. These simplified models are generally developed from the single representative op amp configuration shown in *Figures 1* and *2*.

The rationale for starting with the particular circuit of *Figure 1* is based on the following: this circuit contains, in simplified form, all of the important elements of the most commonly used integrated op amps. It consists essentially of two voltage gain stages, an input differential amp and a common emitter second stage, followed by a class-AB output emitter follower which provides low impedance drive to the load. The two interstages are frequency compensated by a single small "pole-splitting" capacitor (see below) which is usually included on the op amp chip. In most respects this circuit is directly equivalent to the general purpose LM101 [1], μA 741 [2], and the newer dual and quad op amps [3], so the results of our study relate directly to these devices. Even for



BI-FET™ is a trademark of National Semiconductor Corp.






FIGURE 2. (a) Modified current mirror used to reduce dc offset caused by base currents in Q3 and Q4 in *Figure 1*. (b) Darlington p-n-p output stage needed to minimize gain fall-off when sinking large output currents. This is needed to offset the rapid β drop which occurs in IC p-n-p's.

more exotic designs, such as wide-band amps using feedforward [4], [5], or the new FET input circuits [6], the basic analysis approaches still apply, and performance details can be accurately predicted. It has also been found that a good understanding of the limitations of the circuit in *Figure* 1 provides a reasonable starting point from which higher performance amplifiers can be developed.

The study begins in Section 2, with an analysis of dc and low frequency gain. It is shown that the gain is typically limited by thermal feedback rather than electrical characteristics. A highly simplified thermal analysis is made, resulting in a gain equation containing only the maximum output current of the op amp and a thermal feedback constant.

The next three sections apply first-order models to the calculation of small-signal high frequency and large-signal slewing characteristics. Results obtained include an accurate equation for gain-bandwidth product, a general expression for slew rate, some important relationships between slew rate and bandwidth, and a solution for voltage follower behavior in a slewing mode. Due to the simplicity of the results in these sections, they are very useful to designers in the development of new amplifier circuits.

Section 6 applies more accurate models to the calculation of important second-order effects. An effort is made in this section to isolate all of the major contributors to bandlimiting in the modern amp.

In the final section, some techniques for reduction of op amp die size are considered. Transconductance reduction and layout techniques are discussed which lead to fabrication of an extremely compact op amp cell. An example yielding 8000 possible op amps per 3-in. wafer is given.

2.0 GAIN AT DC AND LOW FREQUENCIES

A. The Electronic Gain

The electronic voltage gain will first be calculated at dc using the circuit of *Figure 1*. This calculation becomes straightforward if we employ the simplified transistor model shown in *Figure 3(a)*. The resulting gain from *Figure 3(b)* is


$$A_{v}(0) = \frac{v_{out}}{v_{in}} j \frac{g_{m1}\beta_{5}\beta_{6}\beta_{7}R_{L}}{1 \text{ a } r_{i2}/r_{01}{'}} \tag{1}$$

where

It has been assumed that

$$\beta_7 R_L k r_{06} / / r_{09}, g_{m1} e g_{m2}, \beta_7 e \beta_8.$$

The numerical subscripts relate parameters to transistor Q numbers (i.e., r_{e5} is r_{e} of $Q_{5},\,\beta_{6}$ is β_{0} pf $Q_{6},$ etc.). It has also been assumed that the current mirror transistors Q_{3} and






FIGURE 3. (a) Approximate π model for CE transistor at dc. Feedback element $r_{\mu}\dot{\mathbb{J}}$ $\beta_4 r_0$ is ignored since this greatly simplifies hand calculations. The error caused is usually less than 10 percent because β_4 , the intrinsic β under the emitter, is quite large. Base resistance r_{χ} is also ignored for simplicity. (b) Circuit illustrating calculation of electronic gain for op amp of *Figure 1*. Consideration is given only to the fully loaded condition (R_L $\dot{\mathbb{J}}$ 2 k Ω) where β_7 is falling (to about 50) due to high current density. Under this condition, the output resistance of Q6 and Q9 are nondominant.

temperature gradients from a few tenths to a few degrees centigrade develop across the chip with the output section being hotter than the rest. As illustrated in *Figure 4*, these temperature gradients appear across the input components of the op amp and induce an input voltage which is proportional to the output dissipated power.

To a first order, it can be assumed that the temperature difference (T $_2$ $^{\rm b}$ T $_1$) across a pair of matched and closely spaced components is given simply by

$$(T_2 b T_1) j g K_T P_d °C$$
 (3)

where

P_d power dissipated in the output circuit,

K_T a constant with dimensions of °C/W.

The plus/minus sign is needed because the direction of the thermal gradient is unknown. In fact, the sign may reverse polarity during the output swing as the dominant source of heat shifts from one transistor to another. If the dominant input components consist of the differential transistor pair of Figure 4, the thermally induced input voltage $V_{\rm int}$ can be calculated as

$$V_{int} \dot{J} = g K_T P_d (2 c 10^{b 3})$$

 $\dot{J} = g \gamma_T P_d$ (4)

where $\gamma_T \ ^{\rm e} \ \ K_T(2 \ ^{\rm c} \ 10^{\rm b} \, ^3)$ V/W, since the transistor emitter-base drops change about $\rm ^{\rm b} \, 2$ mV/°C.

For a thermally well designed IC op amp, in which the power output devices are made to approximate either a point or a line source and the input components are placed on the resulting isothermal lines (see below and $\it Figure~8$), typical values measured for K_T are

$$K_T & 0.3^{\circ}C/W$$
 (5)

in a TO-5 package.

The dissipated power in the class-AB output stage P_d is written by inspection of *Figure 4*:

$$P_d = \frac{V_0 V_s \, b \, V_0^2}{R_L}$$
 (6)

where

$$V_{s}\, \mathrm{e}\,$$
 a V_{cc} when $V_{0}\, \mathrm{l}\,$ 0 $V_{s}\, \mathrm{e}\,$ b V_{ee} when $V_{0}\, \mathrm{k}\,$ 0.

A plot of (6) is *Figure 5* resembles the well-known class-AB dissipation characteristics, with zero dissipation occurring




FIGURE 4. Simple model illustrating thermal feedback in an IC op amp having a single dominant source of self-heat, the output stage. The constant $\gamma_T\dot{J}=0.6$ mV/W and P_d is power dissipated in the output. For simplicity, we ignore input drift due to uniform heating of the package. This effect can be significant if the input stage drift is not low, see [7].




FIGURE 5. Simple class-B output stage and plot of power dissipated in the stage, P_d , assuming device can swing to the power supplies. Equation (6) gives an expression for the plot.

for V $_0$ e 0, a V $_{cc}$, b V $_{ee}$. Dissipation peaks occur for V $_0$ e a V $_{cc}$ /2 and b V $_{ee}$ /2. Note also from (4) that the thermally induced input voltage V $_{int}$ has this same double-humped shape since it is just equal to a constant times P $_d$ at dc.

Now examine Figures 6(a) and (b) which are curves of open-loop V₀ versus V_{in} for the IC op amp. Note first that the overall curve can be visualized to be made up of two components: a) a normal straight line electrical gain curve of the sort expected from (1) and b) a double-humped curve similar to that of Figure 5. Further, note that the gain characteristic has either positive or negative slope depending on the value of output voltage. This means that the thermal feedback causes the open-loop gain of the feedback amplifier to change phase by 180°, apparently causing negative feedback to become positive feedback. If this is really true, the question arises: which input should be used as the inverting one for feedback? Further, is there any way to close

the amplifier and be sure it will not find an unstable operating point and latch to one of the power supplies?


The answers to these questions can be found by studying a simple model of the op amp under closed-loop conditions, including the effects of thermal coupling. As shown in *Figure 7*, the thermal coupling can be visualized as just an additional feedback path which acts in parallel with the normal electrical feedback. Noting that the electrical form of the thermal feedback factor is [see (4) and (6)]

$$\beta_{\mathsf{T}} \in \frac{{}^{-}\mathsf{V}_{\mathsf{int}}}{{}^{-}\mathsf{V}_{\mathsf{0}}} \in \mathrm{g} \, \frac{\gamma_{\mathsf{T}}}{\mathsf{R}_{\mathsf{L}}} (\mathsf{V}_{\mathsf{S}} \, \mathrm{b} \, \, \mathsf{2} \mathsf{V}_{\mathsf{0}}). \tag{7}$$

TL/H/8745-6

The closed-loop gain, including thermal feedback is

$$A_{V}(0) = \frac{\mu}{1 \text{ a } \mu(\beta_{e} \text{ g } \beta_{T})}$$
 (8)






FIGURE 7. Diagram used to calculate closed-loop gain with thermal feedback.

where μ is the open-loop gain in the absence of thermal feedback [(1)] and $\beta_{\rm e}$ is the applied electrical feedback as in *Figure 7*. Inspection of (8) confirms that as long as there is sufficient electrical feedback to swamp the thermal feedback (i.e., $\beta_{\rm e}$ | $\beta_{\rm T}$), the amplifier will behave as a normal closed-loop device with characteristics determined p pally by the electrical feedback (i.e., $A_{\rm V}(0)$ j $1/\beta_{\rm e}$). On the other hand, if $\beta_{\rm e}$ is small or nonexistant, the thermal term in (8) may dominate, giving an apparent open-loop gain characteristic determined by the thermal feedback factor $\beta_{\rm T}$. Letting $\beta_{\rm e}$ e 0 and combining (7) and (8), $A_{\rm V}(0)$ becomes

$$A_V(0) = \frac{\mu}{1 \text{ g } \frac{\mu \gamma_T}{R_L} (V_S \text{ b } 2V_0)}.$$
 (9)

Recalling from (6) that V_0 ranges between 0 and V_S , we note that the incremental thermal feedback is greatest when $V_0 \in 0$ or V_S , and it is at these points that the thermally limited gain is smallest. To use the amplifier in a p manner, one must always apply enough electrical feedback to reduce the gain below this minimum thermal gain. Thus, a maximum usable gain can be defined as that app equal to the value of (9) with $V_0 \in 0$ or V_S which is

$$A_{V}(0)|_{\text{max}} j \frac{R_{L}}{\gamma_{T} V_{S}}$$
 (10)

or

$$A_{V}(0)|_{max} \dot{J} = \frac{1}{\gamma_{T}I_{max}}.$$
 (11)

It was assumed in (10) and (11) that thermal feedback dominates over the open-loop electrical gain, μ . Finally, in (11) a maximum current was defined $I_{max} \in V_S/R_L$ as the maximum current which would flow if the amplifier output could swing all the way to the supplies.

Equation (11) is a strikingly simple and quite general result which can be used to predict the expected maximum usable gain for an amplifier if we know only the maximum output current and the thermal feedback constant γ_T .

Recall that typically K_T $\dot{J}=0.3^{\circ}$ C/W and γ_{T} \in (2 $^{\circ}=10^{b}$ $^{\circ}$) K_T $\dot{J}=0.6$ mV/W. Consider, as an example, the standard IC op amp operating with power supplies of V_S $^{\circ}=g$ 15V and a minimum load of 2 k Ω , which gives I_{max} $^{\circ}=15$ V/2 k Ω $^{\circ}=7.5$ mA. Then, from (11), the maximum thermally limited gain is about:

$$A_V(0)|_{max} j$$
 1/(0.6 c 10^{b 3})(7.5 c 10^{b 3})
 j 220,000. (12)

Comparing (2) and (12), it is apparent that the thermal characteristics dominate over the electrical ones if the minimum


load resistor is used. For loads of 6 k Ω or more, the electrical characteristics should begin to dominate if thermal feedback from sources other than the output stage is negligible. It should be noted also that, in some high speed, high drain op amps, thermal feedback from the second stage dominates when there is no load.

TL/H/8745-10

As a second example, consider the so-called "power op amp" or high gain audio amp which suffers from the same thermal limitations just discussed. For a device which can deliver 1W into a 16Ω load, the peak output current and voltage are 350 mA and 5.7V. Typically, a supply voltage of about 16V is needed to allow for the swing loss in the IC output stage. I_{max} is then $8\text{V}/16\Omega$ or 0.5A. If the device is in a TO-5 package γ_T is approximately 0.6 mV/W, so from (11) the maximum usable dc gain is

$$A_V(0)|_{\text{max}} \dot{J} = \frac{1}{(0.6 \, \text{c} \, 10^{\text{b} \, 3})(0.5)} \dot{J} = 3300.$$
 (13)


This is quite low compared with electrical gains of, say, 100,000 which are easily obtainable. The situation can be improved considerably by using a large die to separate the power devices from the inputs and carefully placing the inputs on constant temperature (isothermal) lines as illustrated in *Figure 8*. If one also uses a power package with a



TL/H/8745-11

FIGURE 8. One type layout in which a quad of input transistors is cross connected to reduce effect of nonuniform thermal gradients. The output transistors use distributed stripe geometrics to generate predictable isothermal lines.


heavy copper base, γ_T 's as low as 50 μ V/W have been observed. For example, a well-designed 5W amplifier driving an 8Ω load and using a 24V supply, would have a maximum gain of 13,000 in such a power package.



TL/H/8745-12

FIGURE 9. First-order model of op amp used to calculate small signal high frequency gain. At frequencies of interest the input impedance of the second stage becomes low compared to first stage output impedance due to C_C feedback.

Because of this, first stage output impedance can be assumed infinite, with no loss in accuracy.



TL/H/8745-13

FIGURE 10. Plot of open-loop gain calculated from model in *Figure 9*. The dc and LF gain are given by (10), or (11) if thermal feedback dominates.

As a final comment, it should be pointed out that the most commonly observed effect of thermal feedback in high gain circuits is low frequency distortion due to the nonlinear transfer characteristic. Differential thermal coupling typically falls off at an initial rate of 6 dB/octave starting around 100–200 Hz, so higher frequencies are uneffected.

3.0 SMALL-SIGNAL FREQUENCY RESPONSE

At higher frequencies where thermal effects can be ignored, the behavior of the op amp is dependent on purely electronic phenomena. Most of the important small and large signal performance characteristics of the classical IC op amp can be accurately predicted from very simple first-order models for the amplifier in Figure~1~ (8). The small-signal model that is used assumes that the input differential amplifier and current mirror can be replaced by a frequency independent voltage controlled current source, see Figure~9. The second stage consisting essentially of transistors $Q_{\rm 5}$ and $Q_{\rm 6}$, and the current source load, is modeled as an ideal frequency independent amplifier block with a feedback or "integrating capacitor" identical to the compensation capacitor, $c_{\rm c}$. The

output stage is assumed to have unity voltage gain and is ignored in our calculations. From *Figure 9*, the high frequency gain is calculated by inspection:

$$A_{V}(\omega) = \left| \frac{V_{0}}{V_{i}}(s) \right| = \left| \frac{g_{m1}}{sC_{c}} \right| = \frac{g_{m1}}{\omega C_{c}}$$
 (14)

where dc and low frequency behavior have not been included since this was evaluated in the last section. Figure 10 is a plot of the gain magnitude as predunied by (14). From this figure it is a simple matter to calculate the open-loop unity gain frequency $\omega_{\rm U}$, which is also the gain-bandwidth product for the op amp under closed-loop conditions:


$$\omega_{\rm u} = \frac{g_{\rm m1}}{C_{\rm c}}$$
 (15)

In a practical amplifier, $\omega_{\rm U}$ is set to a low enough frequency (by choosing a large ${\rm C_C}$) so that negligible excess phase over the 90° due to ${\rm C_C}$ has built up. There are numerous contributors to excess phase including low ${\rm f_t}$ p-n-p's, stray capacitances, nondominant second stage poles, etc.

These are discussed in more detail in a later section, but for now suffice it to say that, in the simple IC op amp, $\omega_u/2\pi$ is limited to about 1 MHz. As a simple test of (15), the LM101 or the μ A741 has a first stage bias current I $_1$ of 10 μ A per side, and a compensation capacitor for unity gain operation, C_C , of 30 pF. These amplifiers each have a first stage g_m which is half that of the simple differential amplifer in Figure 1 so $g_{m1} \in qI_1/2kT$. Equation (15) then predicts a unity gain corner of

former of
$$f_{\rm u} = \frac{\omega_{\rm u}}{2\pi} = \frac{g_{\rm m1}}{2\pi C_{\rm c}} = \frac{(0.192 \, {\rm c} \, \, 10^{\rm b} \, 3)}{2\pi (30 \, {\rm c} \, \, 10^{\rm b} \, 12)} = 1.02 \, {\rm MHz} \, (16)$$

which agrees closely with the measured values.






FIGURE 11. Large signal "slewing" response observed if the input is overdriven.

4.0 SLEW RATE AND SOME SPECIAL LIMITS

A. A General Limit on Slew Rate

If an op amp is overdriven by a large-signal pulse or square wave having a fast enough rise time, the output does not follow the input immediately. Instead, it ramps or "slews" at some limiting rate determined by internal currents and capacitances, as illustrated in *Figure 11*. The magnitude of input voltage required to make the amplifier reach its maximum slew rate varies, depending on the type of input stage used. For an op amp with a simple input differential amp, an input of about 60 mV will cause the output to slew at 90 percent of its maximum rate, while a μ A741, which has half the input $g_{\rm m}$, requires 120 mV. High speed amplifiers such as the LM118 or a FET-input circuit require much greater overdrive, with 1–3V being common. The reasons for these overdrive requirements will become clear below.

An adequate model to calculate slew limits for the representative op amp in the inverting mode is shown in *Figure 12*, where the only important assumption made is that $l_2 \ ^{\rm t} \ 2 l_1$ in *Figure 1*. This condition always holds in a well-designed op amp. (If one lets l_2 be less than $2 l_1$, the slew is limited by l_2 rather than l_1 , which results in lower speed than is otherwise possible.) *Figure 12* requires some modification for noninverting operation, and we will study this later.

The limiting slew rate is now calculated from Fig. 12. Letting the input voltage be large enough to fully switch the input differential amp, we see that all of the first stage tail current $2l_1$ is simply diverted into the integrator consisting of A and $C_{\mathbb{C}}$. The resulting slew rate is then:

slew rate
$$= \frac{dv_0}{dt}\Big|_{max} = \frac{i_c(t)}{C_c}$$
. (17)

Noting that ic(t) is a constant 2I1, this becomes

$$\frac{dv_0}{dt}\Big|_{max} e^{\frac{2l_1}{C_c}}.$$
 (18)

As a check of this result, recall that the μA741 has I₁ $^{\rm e}$ 10 μA and C₁ $^{\rm e}$ 30 pF, so we calculate:

$$\frac{\text{dv}_0}{\text{dt}}\bigg|_{\text{max}} = \frac{2 \cdot 10^{\text{b} \cdot 5}}{30 \cdot 10^{\text{b} \cdot 12}} = 0.67 \frac{\text{V}}{\mu \text{s}}$$
 (19)

which agrees with measured values.




FIGURE 12. Model used to calculate slew rate for the amp of *Figure 1* in the inverting mode. For simplicity, all transistor α 's are assumed equal to unity, although results are essentially independent of α . An identical slew rate can be calculated for a negative-going output, obtained if the applied input polarity is reversed.

The large and small signal behavior of the op amp can be usefully related by combining (15) for ω_u with (18). The slew rate becomes

$$\frac{\mathrm{d}v_0}{\mathrm{d}t}\Big|_{\mathrm{max}} \mathrm{e}^{\frac{2\omega_\mathrm{u}l_1}{g_{\mathrm{m1}}}} \cdot$$
 (20)

Equation (20) is a general and very useful relationship. It shows that, for a given unity-gain frequency, ω_{U} , the slew rate is determined entirely by just the ratio of first stage operating current to first stage transconductance, $I_1/g_{m1}.$ Recall that ω_{U} is set at the point where excess phase begins to build up, and this point is determined largely by technology rather than circuit limitations. Thus, the only effective means available to the circuit designer for increasing op amp slew rate is to decrease the ratio of first stage transconductance to operating current, $g_{m1}/_1.$

B. Slew Limiting for Simple Bipolar Input Stage

The significance of (20) is best seen by considering the specific case of a simple differential bipolar input as in *Figure 1*. For this circuit, the first stage transconductance (for α_1 e 1) is 1

$$g_{m1} e ql_1/kT$$
 (21)

so that

$$\frac{g_{m1}}{I_1} e q/kT. (22)$$

Using this in (20), the maximum bipolar slew rate is

$$\frac{dv_0}{dt}\Big|_{max} = 2\omega_u \frac{kT}{q}.$$
 (23)

This provides us with the general (and somewhat dismal) conclusion that slew rate in an op amp with a simple bipolar input stage is dependent only upon the unity gain corner and fundamental constants. Slew rate can be increased only by incerasing the unity gain corner, which we have noted is generally difficult to do. As a demonstration of the severity of this limit, imagine an op amp using highly advanced technology and clever design, which might have a stable unity gain frequency of 100 MHz. Equation (23) predicts that the slew rate for this advanced device is only

$$\frac{dv_0}{dt}\Big|_{max} = 33\frac{V}{\mu s}$$
 (24)

which is good, but hardly impressive when compared with the difficulty of building a 100 MHz op amp.² But, there are some ways to get around this limit as we shall see shortly.

C. Power Bandwidth

Our intuition regarding slew rate will be enhanced somewhat if we relate it to a term called "power bandwidth". Power bandwidth is defined as the maximum frequency at which full output swing (usually 10V peak) can be obtained without distortion. For a sinusoidal output voltage $v_0(t) \in V_p \text{sin}\omega t$, the rate of change of output, or slew rate, required to reproduce the output is

$$\frac{dv_0}{dt} = \omega V_p \cos \omega t.$$
 (25)

This has a maximum when $\cos\omega t \in \ 1$ giving

$$\frac{dv_0}{dt}\Big|_{max} = \omega V_p,$$
 (26)


so the highest frequency that can be reproduced without slew limiting, ω_{max} (power bandwidth) is

$$\omega_{max} = \left. \frac{1}{V_p} \frac{dv_0}{dt} \right|_{max}. \tag{27}$$

Thus, power bandwidth and slew rate are directly related by the inverse of the peak of the sine wave Vp. Figure 13 shows the severe distortion of the output sine wave which results if one attempts to amplify a sine wave which results if one attempts to amplify a sine wave of frequency $\omega \ l \ \omega_{\text{max}}.$

¹Note that (21) applies only to the simple differential input stage of *Figure 12*. For compound input stages as in the LM101 or μ A741, g_{m1} is half that in (21), and the slew rate in (23) is doubled.

 2 We assume in all of these calculations that C_c is made large enough so that the amplifier has less than 180° phase lag at ω_{lb} thus making the amplifier stable for unity closed-loop gain. For higher gains one can of course reduce C_c (if the IC allows external compensation) and increase the slew rate according to (18).




TL/H/8745-16

FIGURE 13. Slew limiting effects on output sinewave that occur if frequency is greater than power bandwidth, ω_{max} . The onset of slew limiting occurs very suddenly as ω reaches ω_{max} . No distortion occurs below ω_{max} , while almost complete triangularization occurs at frequencies just slightly above ω_{max} .

Some numbers illustrate typical op amp limits. For a μ A741 or LM101 having a maximum slew rate of 0.67V/ μ s, (27) gives a maximum frequency for an undistorted 10V peak output of

$$f_{\text{max}} = \frac{\omega_{\text{max}}}{2\pi} = 10.7 \text{ kHz},$$
 (28)

which is a quite modest frequency considering the much higher frequency small signal capabilities of these devices. Even the highly advanced 100 MHz amplifier considered above has a 10V power bandwidth of only 0.5 MHz, so it is apparent that a need exists for finding ways to improve slew rate



TL/H/8745-17

FIGURE 14. Resistive degeneration used to provide slew rate enhancement according to (29).

D. Techniques for Increasing Slew Rate

1) Resistive Enhancement of the Bipolar Stage: Equation (20) indicates that slew rate can be improved if we reduce first stage g_{m1}/I_1 . One of the most effective ways of doing this is shown in Figure 14, where simple resistive emitter degeneration has been added to the input differential amplifier (8). With this change, the g_{m1}/I_1 drops to

$$\frac{g_{m1}}{I_1} e \frac{38.5}{1 \text{ a } T_E I_1/26 \text{ mV}}$$
 (29)

at 25°C

The quantity g_{m1}/I_1 is seen to decrease rapidly with added R_E as soon as the voltage drop across R_E exceeds 26 mV. The LM118 is a good example of a bipolar amplifier which uses emitter degeneration to enhance slew rate [4]. This device uses emitter resistors to produce R_EI₁ e 500 mV, and has a unity gain corner of 16 MHz. Equations (20) and (29) then predict a maximum inverting slew rate of

$$\frac{dv_0}{dt}\bigg|_{max} = 2\omega_u \frac{l_1}{g_{m1}} = \omega_u = 100 \frac{V}{\mu s}$$
 (30)

which is a twenty-fold improvement over a similar amplifier without emitter resistors.

A penalty is paid in using resistive slew enhancement, however. The two added emitter resistors must match extremely well or they add voltage offset and drift to the input. In the LM118, for example, the added emitter R's have values of $2.0~\rm k\Omega$ each and these contribute an input offset of 1 mV for each 4Ω (0.2 percent) of mismatch. The thermal noise of the resistors also unavoidably degrades noise performance. 2) Slew Rate in the FET Input Op Amp: The FET (JFET or MOSFET) has a considerably lower transconductance than a bipolar device operating at the same current. While this is normally considered a drawback of the FET, we note that this "poor" behavior is in fact highly desirable in applications to fast amplifiers. To illustrate, the drain current for a JFET in the "current saturation" region can be approximated by

$$I_{D}j I_{DSS} (V_{GS}/V_{T} b 1)^{2}$$
 (31)

where

 I_{DSS} the drain current for $V_{GS} = 0$,

V_{GS} the gate source voltage having positive polarity for forward gate-diode bias,

V_T the threshold voltage having negative polarity for JFET's.

The small-signal transconductance is obtained from (31) as $g_m \ e^- \ \ I_D/ \ \ V_G$. Dividing by I_D and simplifying, the ratio g_m/I_D for a JFET is

$$\frac{g_{M}}{I_{D}}j \ \frac{2}{(V_{GS} \ ^{\rm b} \ V_{T})} \, {\rm e} \ \frac{2}{{\rm b} \ V_{T}} \bigg[\frac{I_{DSS}}{I_{D}} \bigg]^{1/2}. \eqno(32)$$

Maximum amplifier slew rate occurs for minimum g_m/I_D and, from (32), this occurs when I_D or V_{GS} is maximum. Normally it is impractical to forward bias the gate junction so a practical minimum occurs for (32) when V_{GS} \dot{J} 0V and I_D \dot{J} I_{DSS} . Then

$$\frac{g_{\text{m}}}{|_{\text{D}}|_{\text{min}}} j \quad b \ 2 \frac{2}{V_{\text{T}}}. \tag{33}$$

Comparing (33) with the analogous bipolar expression, (22), we find from (20) that the JFET slew rate is greater than bipolar by the factor

$$\frac{\text{JFET slew}}{\text{bipolar slew}} \& \frac{\text{b V}_{\text{T}} 2 \omega_{\text{uf}}}{2 \text{kT} / q \omega_{\text{ub}}} \tag{34}$$

where ω_{uf} and ω_{ub} are unity-gain bandwidths for JFET and bipolar amps, respectively. Typical JFET thresholds are around 2V (V_T $e^ b^-$ 2V), so for equal bandwidths (34) tells us that a JFET-input op amp is about forty times faster than a simple bipolar input. Further, if JFET's are properly substituted for the slow p-n-p's in a monolithic design, bandwidth improvements by at least a factor of ten are obtainable. JFET-input op amps, therefore, offer slew rate improvements by better than two orders of magnitude when compared with the conventional IC op amp. (Similar improvements are possible with MOSFET-input amplifiers.) This characteristic, coupled with picoamp input currents and reasonable offset and drift, make the JFET-input op amp a very desirable alternative to conventional bipolar designs.

As an example, *Figure 15*, illustrates one design for an op amp employing compatible p-channel JFET's on the same chip with the normal bipolar components. This circuit exhibits a unity gain corner of 10 MHz, a 33 V/ μ s slew rate, an input current of 10 pA and an offset voltage and drift of 3 mV amd 3 μ V/°C [6]. Bandwidth and slew rate are thus improved over simple IC bipolar by factors of 10 and 100, respectively. At the same time input currents are smaller by about 10³, and offset voltages and drifts are comparable to or better than slew enhanced bipolar circuits.




FIGURE 15. Monolithic operational amplifier employing compatible p-channel JFET's on the same chip with normal bipolar components.




FIGURE 16. Large signal response of the voltage follower. For an op amp with simple n-p-n input stage we get the waveform v_{ON}(t), which exhibits a step slew "enhancement" on the positive going output, and a slew "degradation" on the negative going output. For a p-n-p input stage, these effects are reversed as shown by v_{op}(t).

5.0 SECOND-ORDER EFFECTS: VOLTAGE FOLLOWER **SLEW BEHAVIOR**

If the op amp is operated in the noninverting mode and driven by a large fast rising input, the ouput exhibits the characteristic waveform in Figure 16. As shown, this waveform does not have the simple symmetrical slew characteristic of the inverter. In one direction, the output has a fast step (slew "enhancement") followed by a "normal" inverter slewing response. In the other direction, it suffers a slew "degradation" or reduced slope when compared with the inverter slewing response.

We will first study slew degradation in the voltage follower connection, since this represents a worst case slewing condition for the op amp. A model which adequately represents the follower under large-signal conditions can be obtained from that in Figure 12 by simply tying the output to the inverting input, and including a capacitor Cs to account for the presence of any capacitance at the output of the first stage (tail) current source, see Figure 17. This "input tail" capacitance is important in the voltage follower because the input stage undergoes rapid large-signal excursions in this connection, and the charging currents in $C_{\mbox{\scriptsize S}}$ can be quite large. Circuit behavior can be understood by analyzing Figure 17 as follows. The large-signal input step causes Q1 to turn OFF, leaving ${\sf Q}_2$ to operate as an emitter follower with its emitter tracking the variational output voltage, vo(t). It is seen that v₀(t) is essentially the voltage appearing across both C_{S} and C_{C} so we can write

$$\frac{dv_0}{dt}\,\dot{J}-\frac{i_c}{C_c}\,\dot{J}-\frac{i_s}{C_s}\,. \tag{35}$$
 Noting that i_c $\dot{J}-2l_1$ b i_s (unity α 's assumed), (35) can be

solved for is:

$$i_{s}j = \frac{2I_{1}}{1 \text{ a } C_{c}/C_{s}}$$
 (36)

which is seen to be constant with time. The degraded voltage follower slew rate is then obtained by substituting (36) into (35):

$$\frac{dv_0}{dt}\bigg|_{degr} j \frac{i_s}{C_s} j \frac{2l_1}{C_c a C_s}.$$
 (37)

Comparing (37) with the slew rate for the inverter, (18), it is seen that the slew rate is reduced by the simple factor 1/(1 a C_s/C_c). As long as the input tail capacitance C_s is small compared with the compensation amplifiers where C_C is small, degradation become quite noticeable, and one is encouraged to develop circuits with small C_s.

As an example, consider the relatively fast LM118 which has C_c j $\,$ 5 pF, C_8 j $\,$ 2 pF, 2I_1 $\,{\rm e}\,$ 500 $\mu{\rm A}.$ The calcualted inverter slew rate is $2I_1/C_c \dot{J}$ $100V/\mu s$, and the degraded voltage follower slew rate is found to be $2l_1/(C_c \ a \ C_8) \ j$ $70V/\mu s$. The slew degradation is seen to be about 30 percent, which is very significant. By contrast a $\mu A741$ has C_C 30 pF and C₈ j 4 pF which results in a degradation of less than 12 percent.

The slew "enhanced waveform can be similarly predicted from a simplified model. By reversing the polarity of the input and initally assuming a finite slope on the input step, the enhanced follower is analyzed, as shown in Figure 18. Noting that Q1 is assumed to be turned ON by the step input and Q2 is OFF, the output voltage becomes

$$v_0(t) j b \frac{1}{C_c} \int_0^t [2I_1 a i_s(t)] dt.$$
 (38)

The voltage at the emitter of Q_1 is essentially the same as the input voltage, $v_i(t)$, so the current in the "tail" capacitance C_R is

$$i_{S}(t)\,\dot{J} = C_{8}\frac{dv_{i}}{dt}\,\dot{J} = \frac{C_{8}V_{ip}}{t_{1}} \qquad 0^{-k} - t^{-k} - t_{1}. \tag{39}$$
 Combining (38) and (39), v₀(t) is

$$b v_0(t) \dot{J} = \frac{1}{C_c} \int_0^t 2I_1 dt = \frac{1}{C_c} \int_0^{t_1} \frac{C_8 V_{ip}}{t_1} dt$$
 (40)





FIGURE 17. Circuit used for calculation of slew "degradation" in the voltage follower. The degradation is caused by the capacitor C₈, which robs current from the tail, 2l₁, thereby preventing the full 2l₁ from slewing C_c.



TL/H/8745-21

FIGURE 18. Circuit used for calculation of slew "enhancement" in the voltage follower. The fast falling input casues a step output followed by a normal slew response as shown.

or

$${}^{\rm b}v_0(t)\,j\;\;\frac{C_8}{C_c}V_{ip}\;{}^{\rm a}\;\frac{2l_1t}{C_c}\,.\eqno(41)$$
 Equation (41) tells us that the output has an initial negative

Equation (41) tells us that the output has an initial negative step which is the fraction $\rm C_8/C_c$ of the input voltage. This is followed by a normal slewing response, in which the slew rate is identical to that of the inverter, see (18). This response is illustrated in *Figure 18*.

6. LIMITATIONS ON BANDWIDTH

In earilier sections, all bandlimiting effects were ignored except that of the compensation capacitor, $C_{\text{\tiny C}}.$ The unity-gain frequency was set at a point sufficiently low so that negligible excess phase (over the 90° from the dominant pole) due to second-order (high frequency) poles had built up. In this section the major second-order poles which contribute to bandlimiting in the op amp are identified.

A. The Input Stage: p-n-p's, the Mirror Pole, and the Tail Pole

For many years it was popular to identify the lateral p-n-p's (which have f_t 's j $\,^3$ MHz) as the single dominant source of bandlimiting in the IC op amp. It is quite true that the p-n-p's do contribute significant excess phase to the amplifier, but it is not true that they are the sole contributor to excess phase [9]. In the input stage, alone, there is at least one other important pole, as illustrated in Figure 19(a). For the simple differential input stage driving a differential-to-single ended converter ("mirror" circuit), it is seen that the inverting signal (which is the feedback signal) follows two paths, one of which passes through the capacitance C_8 , and the other through C_m . These capacitances combine with the dynamic resistances at their nodes to form poles designated the mirror pole at

$$p_{m} \dot{J} = \frac{l_{1}}{C_{m}kT/q}, \tag{42}$$

and the tail pole at

$$p_t \dot{J} = \frac{2I_1}{C_8 kT/a}.$$
 (43)

It can be seen that if one attempts to operate the first stage at too low a current, these poles will bandlimit the amplifier. If, for example, we choose $l_1\in 1~\mu A,$ and assume $C_m~j$ 7 pF (consisting of 4 pF isolation capacitance and 3 pF emitter transition capacitance) and $C_8~j~4~pF,^3~p_m/2\pi~j$ 0.9 MHz and $p_t/2\pi~j~3~MHz$ either of which would seriously degrade the phase margin of a 1 MHz amplifier.


If a design is chosen in which either the tail pole or the mirror pole is absent (or unimportant), the remaining pole rolls off only half the signal, so the overall response contains a pole-zero pair separated by one octave. Such a pair generally has a small effect on amplifier response unless it occurs near $\omega_{\rm U}$, where it can degrade phase margin by as much as 20°.


It is interesting to note that the compound input stage of the classical LM101 and $\mu\text{A741})$ has a distinct advantage over the simple differential stage, as seen in Figure 19(b). This circuit is noninverting across each lff, thus it provides a path in which lff the feedback signal bypasses both the mirror and tail poles.


B. The Second Stage: Pole Splitting


The assumption was made in Section 3 that the second stage behaved as an ideal integrator having a single dominant pole response. In practice, one must take care in designing the second stage or second-order poles can cause significant deviation from the expected response. Considerable insight into the basic way in which the second stage operates can be obtained by performing a small-signal analysis on a simplified version of the circuit as shown in *Figure 20* [10]. A straightforward two-node analysis of *Figure 20(c)* produces the following expression for vout-

 3 C $_8$ can have a wide range of values depending on circuit configuration. It is largest for n-p-n input differential amps since the current source has a collector-substrate capacitance (C $_8$ J $_3$ -4 pF at its output. For p-n-p input stages it can be as small as 1–2 pF.









TL/H/8745-24

FIGURE 20. Simplification of second stage used for pole-splitting analysis. (a) Complete second stage with input stage and output stage loading represented by R₈, C₈, and R_L, C_L respectively. (b) Emitter follower ignored to simplify analysis. (c) Hybrid π model substituted for transistor in (b). Source and load impedances are absorbed into model with the total impedances represented by R₁, C₁, and R₂ and C₂. Transistor base resistance is ignored and C_p includes both C_c and transistor collector-base capacitance.




FIGURE 21. Pole migration for second stage employing "pole-splitting" compensation. Plot is shown for increasing $\mathbf{C_p}$ and it is noted that the nondominant pole reaches a maximum value for large $\mathbf{C_p}$.




FIGURE 22. Example of pole-splitting compensation in the μ A741 op amp. Values used in (48) and (49) are: g_{m2} $^{\rm e}$ 1/87 Ω , C_p $^{\rm e}$ 30 pF, C_1 $_2$ $^{\rm e}$ 10 pF, R_1 $^{\rm e}$ 1.7 M Ω , R_2 $^{\rm e}$ 100 k Ω .

Thus, as either C_p or transistor gain are increased, the dominant pole decreases and the nondominant pole increases. The poles p_1 and p_2 are being "split-apart" by the increased coupling action in a kind of inverse root locus plot.

This *pole-splitting* action is shown in *Figure 21*, where pole migration is plotted for C_p increasing from 0 to a large value. *Figure 22* further illustrates the action by giving specific pole positions for the $\mu A741$ op amp. It is seen that the initial poles (for $C_p \in 0$) are both in the tens of kHz region and these are predicted to reach 2.5 Hz (p_1/2\pi) and 66 MHz (p_2/2\pi) after compensation is applied. This result is, of course, highly satisfactory since the second stage now has a single dominant pole effective over a wide frequency band.

C. Failure of Pole Splitting

There are several situations in which the application of pole-splitting compensation may not result in a single dominant pole response. One common case occurs in very wide-band op amps where the pole-splitting capacitor is small. In this situation the nondominant pole given by (49) may not become broadbanded sufficiently so that it can be ignored. To

illustrate, suppose we attempt to minimize power dissipation by running the second stage of an LM118 (which has a small-signal bandwidth of 16 MHz) at 0.1 mA. For this op amp $C_p \ {\mbox{\footnotesize e}} \ 5$ pF, $C_1 \ {\mbox{\footnotesize j}} \ \ 10$ pF. From (49), the nondominant pole is

$$\frac{\mathsf{p}_2}{2\pi}\,\mathsf{j}\quad\mathsf{16}\,\mathsf{MHz}\tag{50}$$

which lies right at the unity-gain frequency. This pole alone would degrade phase margin by 45°, so it is clear that we need to bias the second stage with a collector current greater than 0.1 mA to obtain adequate g_m . Insufficient pole-splitting can therefore occur; but the cure is usually a simple increase in second stage g_m .

A second type of pole-splitting failure can occur, and it is ofen much more difficult to cope with. If, for example, one gets over-zealous in his attempt to broadband the nondominant pole, he soon discovers that other poles exist within the second stage which can cause difficulties. Consider a more exact equivalent circuit for the second stage of $Figure\ 20(a)$ as shown in $Figure\ 23$. If the follower is biased at low currents or if c_p , $Q_2\ g_m$, and/or r_x are high, the circuit can contain at least four important poles rather than the




FIGURE 23. More exact equivalent circuit for second stage of Figure 20(a) including a simplified π model for the emitter follower (R π_1 , C π_1 , g_{m1}) and a complete π for Q₂ (rx₂, R π_2 , etc.).




FIGURE 24. Root locus for second stage illustrating failure of pole splitting due to high g_{m2} , r_{x2} , C_p , and/or low bias current in the emitter follower.

considered in simple pole splitting. Under these conditions, we no longer have a response with just negative real poles as in *Figure 21*, but observe a root locus of the sort shown in *Figure 24*. It is seen in this case that the circuit contains a pair of complex, possibly underdamped poles which, of course, can cause peaking or even oscillation. This effect occurs so commonly in the development of wide-band pole-split amplifiers that it has been (not fondly) dubbed "the second stage bump."


There are numerous ways to eliminate the "bump," but no single cure has been found which is effective in all situations. A direct hand analysis of *Figure 23* is possible, but the results are difficult to interpret. Computer analysis seems the best approach for this level of complexity, and numerous specific analyses have been made. The following is a list of circuit modifications that have been found effective in reducing the bump in various studies: 1) reduce g_{m2} , $r_{\chi 2}$, $C_{\mu 2}$, 2) add capacitance or a series RC network from the stage input to ground—this reduces the high frequency local

feedback due to C_p , 3) pad capacitance at the output for similar reasons, 4) increase operating current of the follower, 5) reduce C_p , 6) use a higher f_t process.

TL/H/8745-28

D. Troubles in the Output Stage

Of all the circuitry in the modern IC op amp, the class-AB output stage probably remains the most troublesome. None of the stages in use today behave as well as one might desire when stressed under worst case conditions. To illustrate, one of the most commonly used output stages is shown in Figure 2(b). The p-n-p's in this circuit are "substrate" p-n-p's having low current f_t 's of around 20 MHz. Unfortunately, both β_0 and f_t begin to fall off rapidly at quite low current densities, so as one begins to sink just a few milliamps in the circuit, phase margin troubles can develop. The worst effect occurs when the amplifier is operated with a large capacitive load (l 100 pF) while sinking high currents. As shown in Figure 25, the load capacitance on the



TL/H/8745-29

FIGURE 25. Troubles in the conventional class-AB output stage of Figure 2(b). The low f_t output p-n-p's interact with load capacitance to form the equivalent of a one-port oscillator.




FIGURE 26. The "BI-FET™" output stage employing JFET's and bipolar n-p-n's to eliminate sensitivity to load capacitance.

output follower causes it to have negative input conductance, while the driver follower can have an inductive output impedance. These elements combine with the capacitance at the interstage to generate the equivalent of a one-port oscillator. In a carefully designed circuit, oscillation is suppressed, but peaking (the "output bump") can occur in most amplifiers under appropriate conditions.

One new type of output circuit which does not use p-n-p's is shown in *Figure 26* [6]. This circuit employs compatible JFET's (or MOSFET's, see similar circuit in [11]) in a FET/ bipolar quasi-complementary output stage, which is insensitive to load capacitance. Unfortunately, this circuit is rather complex and employs extra process steps, so it does not appear to represent the cure for the very low cost op amps.

7. The Gain Cell: Linear Large-Scale Integration

As the true limitations of the basic op amp are more fully understood, this knowledge can be applied to the development of more "optimum" amplifiers. There are, of course, many ways in which one might choose to optimize the device. We might, for example, attempt to maximize speed (bandwidth, slew rate, settling time) without sacrificing dc characteristics. The compatible JFET/bipolar amp of *Figure 15* represents such an effort. An alternate choice might be to design an amplifier having all of the performance features of the most widely used general purpose op amps (i.e., μ A741, LM107, etc.), but having minimum possible die area. Such a pursuit is parallel to the efforts of digital large-scale integration (LSI) designers in their devlelopment of minimum




FIGURE 27. Basic g_m reduction obtained by using split collector p-n-p's. C_c and area are reduced since $C_c = g_{m1}/\omega_u$.

area memory cells or gates. The object of such efforts, of course, is to develop lower cost devices which allow wide and highly economic usage.

In this section we briefly discuss certain aspects of the linear *gain cell*, a general purpose, internally compensated op amp having a die area which is significantly smaller than that of equivalent, present day, industry standard amplifiers.

A. Transconductance Reduction

The single largest area component in the internally compensated op amp is the compensation capacitor (about 30 pF, typically). A major interest in reducing amplifier die area, therefore, centers about finding ways in which this capacitor can be reduced in size. With this in mind, we find it useful to examine (15), which relates compensation capacitor size to two other parameters, unity gain corner frequency $\omega_{\rm U}$, and first stage transconductance $g_{\rm m1}$. It is immediately apparent

that for a fixed, predetermined unity gain corner (about 2π $^{\rm C}$ 1 MHz in our case), there is only one change that can be made to reduce the size of $C_{\rm C}$: the transconductance of the first stage must be reduced. If we restrict our interest to simple bipolar input stages (for low cost), we recall the g_{m1} e $q|_1/kT$. Only by reducing l_1 can g_{m1} be reduced, and we earlier found in Section 6-A and Figure 19(a) and (b) that l_1 cannot be reduced much without causing phase margin difficulties due to the mirror pole and the tail pole.

An alternate basic approach to g_m reduction is illustrated in Figure 27 [12]. there, a multiple collector p-n-p structure, which is easily fabricated in IC form, is used to split the collector current into two components, one component (the larger) of which is simply tied to ground, thereby "throwing away" a major portion of the transistor output current. The result is that the g_m of the transistor is reduced by the ratio of $1/(1\ a\ n)$ (see Figure 27), and the compensation capaci-




FIGURE 28. Variations on g_m reduction. (a) Cross-coupled connection eliminates all ac current passing through the mirror, yet maintains dc balance. (b) This approach maintains high current on the diode side of the mirror, thereby broadbanding the mirror pole.

tance can be reduced directly by the same factor. It might appear that the mirror pole would still cause difficulties since the current mirror becomes current starved in Figure 27, but the effect is not as severe as might be expected. The reason is that the inverting signal can now pass through the high current wide-band path, across the differential amp emitters and into the second stage, so at least half the signal current does not become bandlimited. This partial bandlimiting can be further reduced by using one of the circuits in Figure 28(a) or (b).4 In (a), the p-n-p collectors are cross coupled in such a way that the ac signal is cancelled in the mirror circuit, while dc remains completely balanced. Thus the mirror pole is virtually eliminated. The circuit does have a drawback, however, in that the uncorrelated noise currents coming from the two p-n-p's add rather than subtract at the input to the mirror, thereby degrading noise performance. The circuit in Figure 28(b) does not have this defect, but requires care in matching p-n-p collector ratios to n-p-n emitter areas. Otherwise offset and drift will degrade as one attempts to reduce $\ensuremath{g_{m}}$ by large factors.

B. A Gain Cell Example

As one tries to make large reductions in die area for the gain cell, many factors must be considered in addition to novel circuit approaches. Of great importance are special layout/circuit techniques which combine a maximum number of components into minimum area.

In a good layout, for example, all resistors are combined into islands with transistors. If this is not possible initially, circuit and device changes are made to allow it. The resulting device geometrics within the islands are further modified in shape to allow maximum "packing" of the islands. That is, when the layout is complete, the islands should have shapes which fit together as in a picture puzzle, with no waste of space. Further area reductions can be had by modifying the isolation process to one having minimum spacing between the isolation diffusion and adjacent p-regions.

As example of a gain cell which employs both circuit and layout optimization is shown in Figure 29: This circuit uses the g_m reduction technique of Figure 28(a) which results in a compensation capacitor size of only 5 pF rather than the normal 30 pF. The device achieves a full 1 MHz bandwidth, a $0.67V/\mu s$ slew rate, a gain greater than 100,000, typical offset voltages less than 1 mV, and other characteristics normally associated with an LM107 or $\mu A741$. In quad form each amplifier requires an area of only 23 x 35 mils which is one-fourth the size of today's industry standard $\mu A741$ (typically 56 x 56 mils). This allows over 8000 possible gain cells to be fabricated on a single 3-inch wafer. Further, it appears quite feasible to fabricate larger arrays of gain cells, with six or eight on a single chip. Only packaging and applications questions need be resolved before pursuing such a step.

⁴The circuit in *Figure 28(a)* is due to R. W. Russell and the variation in *Figure 28(b)* was developed by D. W. Zobel.




FIGURE 29. Circuit for optimized gain cell which has been fabricated in one-fourth the die size of the equivalent μΑ741.

ACKNOWLEDGMENT

Many important contributions were made in the gain cell and FET/bipolar op amp areas by R. W. Russell. The author gratefully acknowledges his very competent efforts.

REFERENCES

- [1] R. J. Widlar, "Monolithic Op Amp with Simplified Frequency Compensation," *IEEE*, vol. 15, pp. 58–63, July 1967. (Note that the LM101 designed in 1967, by R. J. Widlar was the first op amp to employ what has become the classical topology of *Figure 1.*)
- [2] D. Fullagar, "A New High Performance Monolithic Operational Amplifier," Fairchild Semiconductor Tech. Paper, 1968.
- [3] R. W. Russell and T. M. Frederiksen, "Automotive and Industrial Electronic Building Blocks," *IEEE J. Solid-State Circuits*, vol SC-7, pp. 446–454, Dec. 1972.
- [4] R. C. Dobkin, "LM118 Op Amp Slews 70V/μs," Linear Applications Handbook, National Semiconductor, Santa Clara, Calif., 1974.
- [5] R. J. Apfel and P.R. Gray, "A Monolithic Fast Settling Feed-Forward Op Amp Using Doublet Compression Techniques," in ISSCC Dig. Tech. Papers, 1974, pp. 134–155.
- [6] R. W. Russell and D. D. Culmer, "Ion Implanted JFET-Bipolar Monolithic Analog Circuits," in ISSCC Dig. Tech. Papers, 1974, pp. 140-141.

- [7] P. R. Gray, "A 15-W Monolithic Power Operational Amplifier," IEEE J. Solid-State Circuits, vol. SC-7, pp. 474-480, Dec. 1972.
- [8] J. E. Solomon, W. R. Davis, and P. L. Lee, "A Self Compensated Monolithic Op Amp with Low Input Current and High Slew Rate," ISSCC Dig. Tech. Papers, 1969, pp. 14–15.
- [9] B. A. Wooley, S. Y. J. Wong, D. O. Pederson, "A Computor-Aided Evaluation of the 741 Amplifier," *IEEE J. Solid-State Circuits*, vol. SC-6, pp. 357–366, Dec. 1971
- [10] J. E. Solomon and G. R. Wilson, "A Highly Desensitized, Wide-Band Monolithic Amplifier," *IEEE J. Solid-State Circuits*, vol. SC-1, pp. 19–28, Sept. 1966.
- [11] K.R. Stafford, R. A. Blanchard, and P. R. Gray, "A Completely Monolithic Sample/Hold Amplifier Using Compatible Bipolar and Silicon Gate FET Devices," in ISSCC Dig. Tech. Papers, 1974, pp. 190-191.
- [12] J. E. Solomon and R. W. Russell, "Transconductance Reduction Using Mulitple Collector PNP Transistors in an Operational Amplifier," U.S. Patent 3801923, Mar. 1974.

See also, as a general reference:

[13] P. R. Gray and R. G. Meyer, "Recent Advances in Monolithic Operational Amplifier Design," *IEEE Trans. Circuits and Syst.*, vol. CAS-21, pp. 317–327, May 1974.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



AN-A

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

onal Semiconductor
operation

West Bardin Boad

Fax: (a 49) 0-18

Fax: (a 49) 0-180-530 85 86 Email: cnjwge@tevn2.nsc.com Deutsch Tei: (a 49) 0-180-530 85 85 English Tei: (a 49) 0-180-532 78 32 Français Tei: (a 49) 0-180-532 95 86 Italiano Tei: (a 49) 0-180-532 416 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408