MICROWIRE/PLUS™ Serial Interface for COP800 Family


INTRODUCTION

National Semiconductor's COP800 family of full-feature, cost-effective microcontrollers use a new 8-bit single chip core architecture fabricated with M²CMOS process technology. These high performance microcontrollers provide efficient system solutions with a versatile instruction set and high functionality.

The COP800 family of microcontrollers feature the MICRO-WIRE/PLUS mode of serial communication. MICROWIRE/ PLUS is an enhancement of the MICROWIRE™ synchronous serial communications scheme, originally implemented on the COP400 family of microcontrollers. The MICRO-WIRE/PLUS interface on the COP800 family of microcontrollers enables easy I/O expansion and interfacing to several COPS peripheral devices (A/D converters, EEPROMs, Display drivers etc.), and interfacing with other microcontrollers which support MICROWIRE/PLUS or SPI* modes of serial interface.

MICROWIRE/PLUS DEFINITION

MICROWIRE/PLUS is a versatile three wire, SI (serial input), SO (serial output), and SK (serial clock), bidirectional serial synchronous communication scheme where the COP800 is either the Master providing the Shift Clock (SK) or a slave accepting an external Shift Clock (SK). The COP800 MICROWIRE/PLUS system block diagram is shown in *Figure 1*. The MICROWIRE/PLUS serial interface utilizes an 8-bit memory mapped MICROWIRE/PLUS serial shift register, SIOR, clocked by the SK signal. As the name suggests, the SIOR register serves as the shift register for serial transfers. SI, the serial input line to the COP800 microcontroller, is the shift register input. SO, the shift register output, is the serial output to external devices. SK is the serial synchronous clock. Data is clocked into and out of the



TRI-STATE[®] is a registered trademark of National Semiconductor Corporation. MICROWIRE[™] and MICROWIRE/PLUS[™] are trademarks of National Semiconductor Corporation

National Semiconductor Application Note 579 Ramesh Sivakolundu Sunder Velamuri May 1989



peripheral devices with the SK clock. The SO, SK and SI are mapped as alternate functions on pins 4, 5, and 6 respectively of the 8-bit bidirectional G Port.

MICROWIRE/PLUS OPERATION

In MICROWIRE/PLUS serial interface, the input data on the SI pin is shifted high order first into the Least Significant Bit (LSB) of the 8-bit SIOR shift register. The output data is shifted out high order first from the Most Significant Bit (MSB) of the shift register onto the SO pin. The SIOR register is clocked on the falling edge of the SK clock signal. The input data on the SI pin is shifted into the LSB of the SIOR register on the rising edge of the SK clock. The MSB of the SIOR register is shifted out to the SO pin on the falling edge of the SK clock signal. The SIOR register is shifted out to the SO pin on the falling edge of the SK clock signal. The SIOR register is shifted out to the SO pin on the falling edge of the SK clock signal. The SK clock signal is generated internally by the COP800 for the master mode of MICRO-WIRE/PLUS operation. In the slave mode, the SK clock is generated by an external device (which acts as the master) and is input to the COP800.

The MSEL (MICROWIRE Select) flag in the CNTRL register is used to enable MICROWIRE/PLUS operation. Setting the MSEL flag enables the gating of the MICROWIRE/PLUS interface signals through the G port. Pins G4, G5, and G6 of the G port are used for the signals SO, SK and SI, respectively. It should be noted that the G port configuration register must be set up appropriately for MICROWIRE/PLUS operation. Table I illustrates the G-port configurations. In the master mode of MICROWIRE/PLUS operation, G4 and G5 need to be selected as outputs for SO and SK signals. Alternatively, in the slave mode of operation, G5 needs to be configured as an input for the external SK. The SI signal is a dedicated input on G6 and therefore no further setup is required.

TABLE	. G Port	Configur	ations

G4 (SO) Config. Bit	G5 (SK) Config Bit.	G4 Fun.	G5 Fun.	Operation
1	1	SO	Int. SK	MICROWIRE Master
0	1	TRI- STATE	Int. SK	MICROWIRE Master
1	0	SO	Ext. SK	MICROWIRE Slave
0	0	TRI- STATE	Ext. SK	MICROWIRE Slave

The SL1 and SL0 (S1 and S0 in COP820C and COP840C) bits of the CNTRL register are used to select the clock division factor (2, 4, or 8) for SK clock generation in MICRO-WIRE/PLUS master mode operation. A clock select table for these bits of the CNTRL register along with the CNTRL register is shown in Table II. The counter associated with

AN-579

©1995 National Semiconductor Corporation TL/DD10252

RRD-B30M105/Printed in U. S. A

MICROWIRE/PLUS Serial Interface for COP800 Family

the master mode clock division factor is cleared when the MICROWIRE/PLUS BUSY flag is low. The clock division factor is relative to the instruction cycle frequency. For example, if the COP800 is operating with an internal clock of 1 MHz, the SK clock rate would be 500 kHz, 250 kHz, or 125 kHz for SL1 and SL0 values of 00, 01 and 10 (or 11) respectively.

TABLE II

CNTRL Register (Address X'00EE)

The Timer1 (T1) and MICROWIRE control register contains the following bits:

SL1 & SL0 Select the MICROWIRE clock divide by (00 =	2,
01 = 4, 1X = 8)	

IEDG	External Interrupt Edge Polarity Select ($0 = Rising Edge$, $1 = Falling Edge$)
MSEL	Selects G5 and G4 as MICROWIRE Signals SK and SO Respectively
T1C0	Timer T1 Start/Stop Control in Timer Modes 1 and 2
	Timer T1 Underflow Interrupt Pending Flag in Timer Mode 3
T1C1	Timer T1 Mode Control Bit
T1C2	Timer T1 Mode Control Bit
T1C3	Timer T1 Mode Control Bit

T1C3 T1C2 T1C1 T1C0	MSEL IEDG SL1 SL0
---------------------	-------------------

Bit 7

SL1	SL0	SK
0	0	2 x t _c
0	1	2 x t _c 4 x t _c 8 x t _c
1	x	8 x t _c

Where t_c is the instruction cycle clock

MICROWIRE/PLUS MASTER MODE OPERATION

In the MICROWIRE/PLUS master mode, the BUSY flag of PSW (Processor Status Word) is used to control the shifting


of the MICROWIRE/PLUS 8-bit shift register. Setting the BUSY flag causes the SIOR register to shift out 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from SI are shifted into the low order end of the SIOR register. The BUSY flag is automatically reset after the 8 bits of data have been shifted (Figure 2). The COP888XX series of microcontrollers provide a vectored maskable interrupt when the BUSY goes low indicating the end of an 8-bit shift. Input data is clocked into the SIOR register from the SI pin with the rising edge of the SK clock, while the MSB of the SIOR is shifted onto the SO pin with the falling edge of the SK clock. The user may reset the BUSY bit by software to allow less than 8 bits to shift. However, the user should ensure that the software BUSY resets only occurs when the SK clock is low, in order to avoid a narrow SK terminal clock.

MICROWIRE/PLUS SLAVE MODE OPERATION


In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be configured as an input and the SO pin configured as an output by resetting and setting the appropriate bits in the Port G configuration register. The user must set the BUSY flag immediately upon entering the Slave mode. After eight clock pulses the Busy flag will be cleared and the sequence may be repeated. However, in the Slave mode the COP888 series does not shift data if the BUSY flag is reset, whereas the COP820C and COP840C continues to shift regardless of the BUSY flag, if the SLave the.

MICROWIRE/PLUS ALTERNATE SK MODE

The COP888XX series of microcontrollers also allow an additional Alternate SK Phase Operation. In the normal mode data is shifted in on the rising edge of the SK clock and data is shifted out on the falling edge of the SK clock (*Figure 2*). The SIOR register is shifted on each falling edge of the SK clock. In the alternate SK phase operation, data is shifted in on the falling edge of the SK clock and data is shifted out on the rising edge of the SK clock (*Figure 3*).



Bit 0



A control flag, SKSEL, allows either the normal SK clock or alternate SK clock to be selected. Resetting SKSEL selects the normal SK clock and setting SKSEL selects the alternate SK clock for the MICROWIRE/PLUS logic. The SKSEL flag is mapped into the G6 configuration bit. The SKSEL flag is reset after power up, selecting the normal SK clock signal. The alternate mode facilitates the usage of the MICRO-WIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock of the SK clock and shifting in data out on the falling edge of the SK clock.

MICROWIRE/PLUS SAMPLE PROTOCOL

This section gives a sample MICROWIRE/PLUS protocol using a COP888CL and COP840C. The slave mode operating procedure for this sample protocol is explained, and a timing illustration of the protocol is provided.

- The MSEL bit in the CNTRL register is set to enable MICROWIRE; G0 (CS) and G5 (SK) are configured as inputs and G4 (SO) as an output. G6 (SI) is always an input.
- Chip Select line (CS) from master device is connected to G0 of the slave device. An active-low level on CS line causes the slave to interrupt.
- From the high-to-low transistion on the CS line, there is no data transfer on the MICROWIRE until time "T" (See *Figure 4*).
- 4. The master initiates data transfer on the MICROWIRE by turning on the SK clock.
- A series of data transfers take place between the master and slave devices.
- The master pulls the CS line high to end the MICROWIRE operation. The slave device returns to normal mode of operation.

SLAVE MODE OPERATING PROCEDURE


- The MSEL bit in the CNTRL register is set to enable MICROWIRE; G0 (CS) and G5 (SK) are configured as inputs and G4 (SO) as an output. G6 (SI) is always an input.
- 2. Normal mode of operation until interrupted by $\overline{\text{CS}}$ going low.

- 3. Set the BUSY flag and load SIOR register with the data to be sent out on SO. (The shift register shifts 8 bits of data from SO at the high order end of the shift register. During the same time, 8 new bits of data from SI are loaded into the low order end of the shift register.)
- Wait for the BUSY flag to reset. (The BUSY flag is automatically reset after 8 bits of data have been shifted).
- If data is being read in, the user should save contents of the SIOR register.
- 6. The prearranged set of data transfers are performed.
- Repeat steps 3 through 6. The user must ensure steps 3 through 6 are performed in time "t" (See Figure 4) as agreed upon in the protocol.

DIFFERENCES BETWEEN COP888 AND COP820/COP840

The COP888 series MICROWIRE/PLUS feature differs from that of the COP820/COP840 in some respects. The COP888 series can be configured to interrupt the processor after the completion of a MICROWIRE/PLUS operation indicated by the BUSY flag going low. The COP888 series supports a vectored interrupt scheme. Two bytes of program memory space are reserved for each interrupt source. The user would do any required context switching and then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS instruction. The addresses of the different interrupt service routines are chosen by the user and stored in ROM in a table starting at 0yE0 where "y" depends on the 256 byte block (0y00 to 0yFF) in which the VIS instruction is located. The vector address for the MICROWIRE/PLUS interrupt is 0vF2-0vF3.

Secondly, the COP888 series supports the alternate SK phase mode of MICROWIRE/PLUS operation. This feature facilitates the usage of the MICROWIRE/PLUS protocol for serial data transfer between peripheral devices which are not compatible with the normal SK clock operation, i.e., shifting data out on the falling edge of SK clock and shifting in data on the rising edge of the SK clock.



INTERFACE CONSIDERATIONS

To preserve the integrity of data exchange using MICRO-WIRE/PLUS, two aspects have to be considered:

1. Serial data exchange timing.

2. Fan-out/fan-in requirements.

Theoretically, infinite devices can access the same interface and be uniquely enabled sequentially in time. In practice, however, the actual number of devices that can access the same serial interface depends on the following: System data transfer rate, system supply requirement, capacitive loading on SK and SO outputs, the fan-in requirements of the logic families or discrete devices to be interfaced.

HARDWARE INTERFACE

For proper data transfer to occur the output should be able to switch between a HIGH level and a LOW level in a predetermined amount of time. The transfer is strictly synchronous and the timing is related to the MICROWIRE/PLUS system clock (SK). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisifed:

$$t_{DELAY} + t_{SETUP} \leq t_{CK}$$

where t_{CK} is the time from data output starts to switch to data being latched into the peripheral chip, t_{SETUP} is the setup time for the peripheral device where the data has to be at a valid level, and t_{DELAY} is the time for the output to read the valid level. t_{CK} is related to the system clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time.

Besides the timing requirements, system supply and fanout/fan-in requirements also have to be considered when interfacing with MICROWIRE/PLUS. To drive multi-devices on the same MICROWIRE/PLUS, the output drivers of the controller need to source and sink the total maximum leakage current of all the inputs connected to it and keep the signal level within the valid logic "1" and "0" input voltage levels. Thus, if devices of different types are connected to the same serial interface, output driver of the controller must satisfy all the input requirements of each device. Similarly, devices with TRI-STATE® outputs, when connected to the SI input, must satisfy the minimum valid input level of the controller and the maximum TRI-STATE® leakage current of all outputs.

So, for devices that have incompatible input levels or source/sink requirements, external pull-up resistors or buffers are necessary to provide level-shifting or driving.

					Part	Number			
		DS890XX	MM545X	COP470	COP472	ADC83X (COP430)	COP498/499	COP452L	NMC930 (COP494
GENERAL									
Chip Funct	ion	AM/PM PLL	LED Display Driver	VF Display Driver	LCD Display Driver	A/D	RAM & Timer	Frequency Generator	E ² PRON
Process		ECL	NMOS	PMOS	CMOS	CMOS	CMOS	NMOS	NMOS
V _{CC} Range)	4.75V-5.25V	4.5V-11V	-9.5V to -4.5V	3.0V-5.5V	4.5V-0.3V	2.4V-5.5V	4.5V-6.3V	4.5V-5.5
Pinout		20	40	20	20	8/14/20	14/8	14	14
HARDWA	RE INTE	RFACE							
Min V _{IH} /N	1ax V _{IL}	2.1V/0.7V	2.2V/0.8V	-1.5V/-4.0V	0.7 V _{CC} /0.8V	2.0V/0.8V	$0.8 V_{CC} / 0.4 V_{CC}$	2.0V/0.8V	2.0V/0.8
SK Clock	Range	0–625 kHz	0–500 kHz	0–250 kHz	4–250 kHz	10–200 kHz	4–250 kHz	25–250 kHz	0–250 k⊦
Write Data	Setup Min	0.3 µs	0.3 µs	1.0 μs	1.0 μs	0.2 μs	0.4 μs	800 ns	0.4 μs
DI	Hold Min	0.8 µs	(Note 3)	50 ns	100 ns (Note 1)	0.2 μs	0.4 μs	1.0 μs	0.4 μs
Read D Prop De		(Note 4)	(Note 3)	(Note 3)	(Note 3)	(Note 3)	2 μs (Note 2)	1 μs (Note 2)	2.0 μs
Chip	Setup	0.275 μs	0.4 μs	1.0 μs Min	1 μs (Note 1)	0.2 μs	0.2 μs (Note 1)	(Note 3)	0.2 μs
Enable	HOLD	0.300 μs	(Note 3)	1.0 μs Min	1 μs (Note 2)	0.2 μs	0 (Note 2)	(Note 3)	0
Max	AM	8 MHz	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)
Frequency Range	FM	120 MHz	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)	(Note 3)
Max Osc.	Freq.	(Note 3)	(Note 3)	250 kHz	(Note 3)	(Note 3)	2.1 MHz (−21) 32 kHz (−15)	256–2100 kHz (−4) 64–525 kHz (−2)	(Note 3)
SOFT									
Serial I Protoc		11D1-D20	1D1-D35	8 Bits At a Time	b1-b40	1xxx	1yyxxD6–D0 Start Bit	1yxxxx	1AA-DI
Instruct Address		None	None	None	None	(Note 4)	(Note 4)	(Note 4)	(Note 4)
Note 3: N	lot define	to SK falling ed	-	ration.					

TYPICAL APPLICATIONS

A whole family of off-the shelf devices exist that are directly compatible with MICROWIRE/PLUS protocol. This allows direct interface with the COP800 family of microcontrollers. Table III provides a summary of the existing devices, their function and specification.

NMC9306-COP888CG INTERFACE

The pin connection involved in interfacing an NMC9306 (COP494), a 256 bit E²PROM, with the COP888CG microcontroller is shown in *Figure 5*. Some notes on the NMC9306 interface requirements are:

- 1. The SK clock frequency should be in the 0 kHz-250 kHz range.
- CS low period following an Erase/Write instruction must not exceed 30 ms maximum. It should be set at typical or minimum specification of 10 ms.

۷_{cc}

- 3. The start bit on DI must be set by a "0" to "1" transition following a \overline{CS} enable ("0" to "1") when executing any instruction. One \overline{CS} enable transition can only execute one instruction.
- 4. In the read mode, following an instruction and data train, the DI can be a "don't care", while the data is being outputted, i.e., for the next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
- The data out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential.
- If \overline{CS} is held on after all 16 of the data bits have been outputed, the DO will output the state of DI until another \overline{CS} LO to HI transition starts a new instruction cycle.
- After a read cycle, the CS must be brought low for one SK clock cycle before another instruction cycle starts.




FIGURE 5. NMC9306-COP888CG Interface

Instruction Set

Commands	Start Bit	Opcode	Address	Comments
READ	1	0000	A3A2A1A0	Read Register 0-15
WRITE	1	1000	A3A2A1A0	Write Register 0-15
ERASE	1	0100	A3A2A1A0	Erase Register 0-15
EWEN	1	1100	00 01	Write/Erase Enable
ENDS	1	1100	00 10	Write/Erase Disable
***WRAL	1	1100	01 00	Write All Registers
ERAL	1	1100	01 01	Read All Registers

Where A3A2A1A0 corresponds to one of the sixteen 16-bit registers.

All commands, data in, and data out are shifted in/out on the rising edge of the SK clock.

Write/Erase is then done by pulsing \overline{CS} low for 10 ms. All instructions are initiated by a LO-HI transition on \overline{CS}

followed by a LO-HI transition on DI. READ— After read command is shifted in DI becomes

- don't care and data can be read out on data out, starting with dummy bit zero.
- WRITE— Write command shifted in followed by data in (16 bits) the CS pulsed low for 10 ms minimum.

ERASE/ERASE ALL— Command shifted in followed by $\overline{\text{CS}}$ low.

TI /DD/10252-5

WRITE ALL— Pulsing \overline{CS} low for 10 ms.

ENABLE/DISABLE— Command shifted in.

A detailed explanation of the E²PROM timing diagrams, instruction set and the various considerations could be found in the NMC9306 data sheet. A source listing of the software to interface the NMC9306 with the COP888CG is provided.

SOURCE LIST	ſING		
.INCLD COP8	88.INC		
; ;This program	provides in the fo	rm of subroutines, the ability to erase, enable, disable, read and write to the COP494 EEPROM.	
;			
		CONTAINS THE COMMAND BYTE TO BE WRITTEN TO COP494	
SNDBUF = 0 RDATL = 1		LOWER BYTE OF THE COP494 REGISTER DATA READ	
RDATH = 2		UPPER BYTE OF THE COP494 REGISTER DATA READ	
WDATL = 3		LOWER BYTE OF THE DATA TO BE WRITTEN TO COP494 REGISTER	
WDATH = 4		;UPPER BYTE OF THE DATA TO BE WRITTEN TO COP494 ;REGISTER	
ADRESS = 5		THE LOWER 4-BITS OF THIS LOCATION CONTAIN THE ADDRESS	
FLAGS = 6		OF THE COP494 REGISTER TO BE READ/WRITTEN USED FOR SETTING UP FLAGS	
		: ; FLAG VALUE ACTION	
		; 00 ERASE,ENABLE,DISABLE,ERASE ALL	
		; 01 READ CONTENTS OF COP494 REGISTER	
		; 03 WRITE TO COP494 REGISTER	
		; OTHERS ILLEGAL COMBINATION	
DLYH = 0F0 DLYL = 0F1			
	LECT LINE), G4 (THE COP888CG AND THE COP494 (256-BIT EEPROM) CONSISTS OF FOUR LINES. THE (SERIAL OUT SO), G5 (SERIAL CLOCK SK) ;AND G6 (SERIAL IN SI).	
;			
	LD LD	PORTGC,#031 ;Setup G0,G4,G5 as outputs PORTGD,#00 ;Initialize G data reg to zero	
	LD	CNTROL,#08 ;Enable MSEL, select MW rate of 2tc	
	LD	B,#PSW	
	LD	X,#SIOR	
ADRESS". T		E MEMORY LOCATION POINTED TO BY THE ADDRESS CONTAINED IN THE LOCATION BLE OF "ADRESS" CONTAINS THE COP494 REGISTER ADDRESS AND THE UPPER NIBBLE	
ERASE:	LD	A,ADRESS	
	OR	A,#0C0	
	X		
	LD JSR	FLAGS,#0 INIT	
	RET		
•	NE ENABLES PRI ING ENABLE (EV	OGRAMMING OF THE COP494. PROGRAMMING MUST BE PRECEDED ONCE BY A VEN).	
; EWEN:	LD	SNDBUF,#030	
		TL/DD/102	52-6

	LD	FLAGS,#0		
	JSR	INIT		
	RET			
THIS ROUTI	NE DISABLES PR	OGRAMMING OF THE COP	94.	
: EWDS:	LD	SNDBUF,#0		
	LD	FLAGS,#0		
	JSR	INIT		
	RET			
; THIS ROUTI	NE ERASES ALL	REGISTERS OF THE COP49	4.	
; ERAL:	LD	SNDBUF,#020		
	LD	FLAGS,#0		
	JSR	INIT		
	RET			
;THE COP49 ; READ:	4 REGISTER ARE	STORED IN RDATL AND RI	ATH.	
	OR	A,#080		
	x	A,SNDBUF		
	LD	FLAGS,#1		
	20			
	JSR	INIT		
THIS ROUTI	JSR RET INE WRITES A 16-	INIT BIT VALUE STORED IN WD	ATL AND WDATH TO THE COP494 REGISTER WHOS	
IS CONTAIN	JSR RET INE WRITES A 16-	INIT BIT VALUE STORED IN WD	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE	JSR RET INE WRITES A 16- IED IN THE LOWE	INIT BIT VALUE STORED IN WD	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE	JSR RET INE WRITES A 16- IED IN THE LOWE E SET TO ZERO.	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE	JSR RET INE WRITES A 16- IED IN THE LOWE E SET TO ZERO. LD	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE	JSR RET INE WRITES A 16- IED IN THE LOWE E SET TO ZERO. LD OR X LD	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE	JSR RET INE WRITES A 16- IED IN THE LOWE E SET TO ZERO. LD OR X LD JSR	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF	ATL AND WDATH TO THE COP494 REGISTER WHOS IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN	JSR RET INE WRITES A 16- IED IN THE LOWE E SET TO ZERO. LD OR X LD	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3	ATL AND WDATH TO THE COP494 REGISTER WHOS N "ADRESS". THE UPPER NIBBLE OF ADDRESS LO	SE ADDRESS CATION
IS CONTAIN SHOULD BE WRITE: WRITE:	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C	IN "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DAMAAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C	OMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T STION AND TAKES SBIT LD	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T STION AND TAKES SBIT LD SBIT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY.[B]	OMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T ITION AND TAKES SBIT LD SBIT IFBIT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY.[B] BUSY.[B]	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T ITION AND TAKES SBIT LD SBIT IFBIT JP	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY,[B] BUSY,[B] BUSY,[B] PUNT1	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T INE SENDS OUT T INE SENDS OUT T SBIT LD SBIT IFBIT JP LD	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY,[B] BUSY,[B] BUSY,[B] PUNT1 A,SNDBUF	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT SEND OUT THE START BIT	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: THIS ROUT FLAG LOCA	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T INE SENDS OUT T INE SENDS OUT T SBIT LD SBIT IFBIT JP LD X	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A.ADRESS A.#040 A.SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY,[B] BUSY,[B] BUSY,[B] PUNT1 A,SNDBUF A.[X]	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT SEND OUT THE START BIT LOAD SIOR WITH COMMAND BYTE	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE THIS ROUT FLAG LOCA INIT: PUNT1:	JSR RET NE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T INE SENDS OUT T INE SENDS OUT T SBIT LD SBIT IFBIT JP LD X SBIT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A.ADRESS A.#040 A.SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY.[B] BUSY.[B] PUNT1 A.SNDBUF A.[X] BUSY.[B]	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT SEND OUT THE START BIT	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE: WRITE:	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T TION AND TAKES SBIT LD SBIT IFBIT JP LD X SBIT IFBIT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY,[B] BUSY,[B] PUNT1 A,SNDBUF A,[X] BUSY,[B] BUSY,[B]	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT SEND OUT THE START BIT LOAD SIOR WITH COMMAND BYTE	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE THIS ROUT FLAG LOCA INIT: PUNT1:	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T TION AND TAKES SBIT LD SBIT IFBIT JP LD X SBIT IFBIT JP	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A, ADRESS A, #040 A, \$NDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0, PORTGD SIOR,#001 BUSY.[B] BUSY.[B] PUNT1 A, \$NDBUF A,[X] BUSY.[B] BUSY.[B] BUSY.[B] PUNT2	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI ;SET CHIP SELECT HIGH ;LOAD SIOR WITH START BIT ;SEND OUT THE START BIT ;LOAD SIOR WITH COMMAND BYTE ;SEND OUT COMMAND BYTE	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE THIS ROUT FLAG LOCA INIT: PUNT1:	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T TION AND TAKES SBIT LD SBIT IFBIT JP LD X SBIT IFBIT	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A,ADRESS A,#040 A,SNDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0,PORTGD SIOR,#001 BUSY,[B] BUSY,[B] PUNT1 A,SNDBUF A,[X] BUSY,[B] BUSY,[B]	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI SET CHIP SELECT HIGH LOAD SIOR WITH START BIT SEND OUT THE START BIT LOAD SIOR WITH COMMAND BYTE	CATION TS OF THE
IS CONTAIN SHOULD BE WRITE THIS ROUT FLAG LOCA INIT: PUNT1:	JSR RET INE WRITES A 16- IED IN THE LOWE SET TO ZERO. LD OR X LD JSR RET INE SENDS OUT T TION AND TAKES SBIT LD SBIT IFBIT JP LD X SBIT IFBIT JP	INIT BIT VALUE STORED IN WD R NIBBLE OF THE LOCATIO A, ADRESS A, #040 A, \$NDBUF FLAGS,#3 INIT THE START BIT AND THE C S A DECISION REGARDING 0, PORTGD SIOR,#001 BUSY.[B] BUSY.[B] PUNT1 A, \$NDBUF A,[X] BUSY.[B] BUSY.[B] BUSY.[B] PUNT2	DM "ADRESS". THE UPPER NIBBLE OF ADDRESS LO DMMAND BYTE. IT ALSO DECIPHERS THE CONTEN WRITE, READ OR RETURN TO THE CALLING ROUTI ;SET CHIP SELECT HIGH ;LOAD SIOR WITH START BIT ;SEND OUT THE START BIT ;LOAD SIOR WITH COMMAND BYTE ;SEND OUT COMMAND BYTE	CATION TS OF THE

	JP RBIT RET	NOTDON 0,PORTGD	;YES ;NO, RESET CS AND RETURN	
; Notdon:	IFBIT	1,FLAGS	;READ OR WRITE? ;JUMP TO WRITE ROUTINE	
	JP	WR494		
	LD	SIOR,#000	;NO, READ COP494 ;DUMMY CLOCK TO READ ZERO	
	SBIT	BUSY,PSW	DUMMY CLOCK TO READ ZERO	
	RBIT	BUSY,[B]		
	SBIT	BUSY,[B]		
PUNT3:	IFBIT	BUSY,[B]		
	JP	PUNT3		
	x	A,[X]		
	SBIT	BUSY,[B]		
	х	A,RDATH		
PUNT4:	IFBIT	BUSY,[B]		
	JP	PUNT4		
	LD	A,[X]		
	x	A,RDATL		
	RBIT	0,PORTGD		
	RET			
:				
WR494:	LD	A,WDATH		
	x	A,[X]		
	SBIT	BUSY,[B]		
PUNT5:	IFBIT	BUSY,[B]		
FONTS.	JP	PUNT5		
	LD	A,WDATL		
	X	A,[X]		
	SBIT	BUSY,[B]		
PUNT6:	IFBIT	BUSY,[B]		
	JP	PUNT6		
	RBIT	0,PORTGD		
	JSR	TOUT		
	RET			
; ;ROUTINE TO	GENERATE DEL	AY FOR WRITE		
; TOUT:	LD	DLYH,#00A		
WAIT:	LD	DLYL,#0FF		
WAIT1:	DRSZ	DLYL		
MALLI.	JP	WAIT1		
		DLYH		
	DRSZ			
	JP	WAIT		
	RET			
	.END			
				TL/DD/10252

COP472-COP820 Interface

The pin connection required for interfacing COP472-3 Liquid Crystal Display (LCD) Controller with COP820C microcontroller is shown in *Figure 6*. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. One COP472-3 can drive 36 segments and two or more COP472-3's can be cascaded to drive additional segments as long as the output loading capacitance does not exceed specifications.

The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described briefly. Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

SA	SB	SC	SD	SE	SF	SG	SH
----	----	----	----	----	----	----	----


Data is shifted into an eight bit shift register. The first bit of data is for segment H, digit 1, and the eight bit is for segment A, digit 1. A set of eight bits are shifted in and then

loaded into the digit one latches. The second, third, and fourth set is then loaded sequentially. The fifth set of data bits contain special segment data and control data in the following format:

SYNC Q7 Q6 X SP4 SP3 SP2 SP1

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. The Table IV summarizes the function of bits six and seven.

The eight bit is used to synchronize two COP472-3's to drive an $81/_2$ digit display. A detailed explanation of the various timing diagrams, loading sequence and segment/backplane multiplex scheme can be found in the data sheets of COP472-3. The source listing of the software used in the interface is provided.



DECIMAL POINT (MULTIPLEXED) LCD DISPLAY. THE DATA STREAM IS SENT OUT SERIALLY THROUGH THE MIRROWIERPLAYE TO THE CONTACT LCD DISPLAY DRIVER INSTE. THE RAM CONTENTS SHOULD BE SETWEEN '0' AND 'F'. . TITLE LOD . UNDER CONTACT AND 'F'. . TITLE LOD . CHIP 820 . CHIP 820 . PORT G ONTA D ATA REGISTER . PORTGC = 005 . PORT G ONFIGURATION . SIO = 0E9 . MICROWIRE SHIFT REGISTER . PORTGC = 005 . PORT G CONFIGURATION . SIO = 0E9 . MICROWIRE SHIFT REGISTER . CONTRL = 04 . CONTRL REGISTER . CONTRL = 04 . CONTRL REGISTER . CONTRL = 04 . CONTRU REGISTER . CONTRL = 04 . CONTRU REGISTER . CONTRL = 04 . CONTRU REGISTER . CONTRL = 04 . STARTING MEMORY LOC FOR . STARTING MEMORY LOC FOR 				PECIFIED BY; THE ADDRESS POINTER "HEAD" ON A 4 DIGIT 3	
CHIP 820 PORTGC - 005 PORT G CONTRUERS PORTGC - 005 PORT G CONFIGURATION SIO - 0E9 MICROWIRE SHIFT REGISTER PSW - 0EF PSW REGISTER CONTRU - 0E PSTRING MEMORY LOC FOR MEMEND - 08 STORING SEGMENT DATA MEMEND - 08 SET MSEL BIT IN ONTRUE LD CONTRU-OFC SET CONTRU ACC FOR INSTRUE MEMORY LOC FOR INSTRUE MEMORY REGISTER LD CONTRUE OF X REGISTER PORTGC MEMORY DISTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 08 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 06 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 06 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REG	MICROWIRE/F	PLUS INTERFACE			
CHIP 820 PORTGC - 005 PORT G CONTRUERS PORTGC - 005 PORT G CONFIGURATION SIO - 0E9 MICROWIRE SHIFT REGISTER PSW - 0EF PSW REGISTER CONTRU - 0E PSTRING MEMORY LOC FOR MEMEND - 08 STORING SEGMENT DATA MEMEND - 08 SET MSEL BIT IN ONTRUE LD CONTRU-OFC SET CONTRU ACC FOR INSTRUE MEMORY LOC FOR INSTRUE MEMORY REGISTER LD CONTRUE OF X REGISTER PORTGC MEMORY DISTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 08 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 06 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REGISTER MEMORY - 06 SET MSEL BIT IN ONTRUE MEMORY LOCATION FOR INSTRUE MEMORY LOCATION FOR INSTRUE MEMORY REG					
CHIP 620 PORTOD PORTOC = 0.04 = 0.05 PORT G DATA REGISTER PORT G CONFIGURATION SIO = 0.69 MICROWIRE SHIFT REGISTER PSW = 0.6F PSW REGISTER CNTRL CONTRL = 0.4 COMPAY LOCATION FOR THE CONTRL HEAD = 0.4 COMPAY LOCATION FOR THE CONTRL HEAD = 0.0 DATA TO BE DISPLAYED MEMORY LOC FOR MEMSTR = 0.3 STARTING MEMORY LOC FOR DATA TO BE DISPLAYED MEMORY LOC FOR MEMSTR = 0.3 STARTING MEMORY LOC FOR DATA TO BE DISPLAYED MEMORY LOC FOR MEMSTR = 0.3 STARTING MEMORY LOC FOR DATA TO BE DISPLAYED MEMORY LOC FOR LAST STORTING SEGMENT DATA = 0.3 STARTING MEMORY LOC FOR DATA TO BE DISPLAYED TART LD CMTRL, #0.6 SET MSEL BIT IN CNTRL DO CONTRL, IF OF COMPARIANT SEGMENT DATA TART LD CMTRL, #0.6 SET MSEL BIT IN CNTRL DO CONTRL, IF OF COMPARIANT SEGMENT DATA POINTER TO START ADDRESS INTER ROUTINE DISPLAYED POINTER TO START ADDRESS IN RAM MEMORY INCORRENT BROWTINE DO A. [0.4] POINTER TO START ADDRESS DISPLAYED REXDIG AMOPO AMOPO ONTRE TO START ADDRESS INCORRENT BROWTINE DADA AMOPO POINTER TO START ADDRESS DISPLAYED REXDIG AMOPO AMOPO CONTRE IN STORE NAMORY INCORRENT BROWTINE DADA AMOPO POINTER TO START ADDRESS INCORENT BROWTINE DISPLAYED O		IIILE	200		
PORTGD • 004 PORT G DATA REGISTER PORT G CONFIGURATION PORT G CONFIGURATION SIO • 0E9 MICROWIRE SHIFT REGISTER PSW • 0EF PSW REGISTER CNTRL • 0E CONTRL REGISTER CONTRL • 04 MEMORY LOCATION FOR THE CONTRL • 04 STATION EMORY LOCATION FOR THE CONTRL • 04 STATION EMORY LOC FOR HEAD • 06 STATINO MEMORY LOC FOR MEMEND • 06 STATINO MEMORY LOC FOR MEMEND • 08 SET MSEL BIT IN ONTRL VIARTIN • 08 SET MSEL BIT IN ONTRL LD PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD CONTRL, #0FC SET COP472 IN STAND ALONE MODE ITHIS ROUTINE GETS THE SEGMENT DATA PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD CONTRL, #0FC SET OSEL BIT IN ONTRL MEMEND • 08 PORTGC MODE Ittis ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : Ittis ROUTINE OFTS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : Ittis ROUTINE OFTS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : IDA					TL/DD/10252-
PORTGD • 004 PORT G DATA REGISTER PORT G CONFIGURATION PORT G CONFIGURATION SIO • 0E9 MICROWIRE SHIFT REGISTER PSW • 0EF PSW REGISTER CNTRL • 0E CONTRL REGISTER CONTRL • 04 MEMORY LOCATION FOR THE CONTRL • 04 STATION EMORY LOCATION FOR THE CONTRL • 04 STATION EMORY LOC FOR HEAD • 06 STATINO MEMORY LOC FOR MEMEND • 06 STATINO MEMORY LOC FOR MEMEND • 08 SET MSEL BIT IN ONTRL VIARTIN • 08 SET MSEL BIT IN ONTRL LD PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD CONTRL, #0FC SET COP472 IN STAND ALONE MODE ITHIS ROUTINE GETS THE SEGMENT DATA PORTGC, 6932 SET GSG44 G1 AS OUTPUTS LD CONTRL, #0FC SET OSEL BIT IN ONTRL MEMEND • 08 PORTGC MODE Ittis ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : Ittis ROUTINE OFTS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : Ittis ROUTINE OFTS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND ALONE MODE : IDA		CHIP	820		
PORTGC 005 PORT G CONFIGURATION SIO 0E9 .MICROWIRE SHIFT REGISTER PSW 0EF .PSW REGISTER CNTRL 0EE .CNTRL REGISTER CONTRL 04 .CONTRL REGISTER CONTRL 04 .CONTRU REGISTER MEMORY LOCATION FOR THE .COP472 CONTROL WORD HEAD 00 .STARTING MEMORY LOC FOR MEMEND 06 .STARTING MEMORY LOC FOR MEMEND 08 .SET AND ADORNY LOC FOR MEMEND 08 .SET MSEL BIT IN ONTRL LD CONTRL #06 .SET MSEL BIT IN ONTRL LD CONTRL #06 .SET MSEL BIT IN ONTRL LD CONTRL #0FC .SET COP472 IN STAND ALONE MODE LD CONTRL #0FC CGIN: LD B.#HEAD LD CGIN: LD B.#HEAD LD A.#OFO ALD A.#OFO ALD A.#OFO LD A.#OFO ALD A.#OFO LONGREWONT B DONTER LONGRIS AND REPERT <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
PORTGC 005 PORT G CONFIGURATION SIO 0E9 .MICROWIRE SHIFT REGISTER PSW 0EF .PSW REGISTER CNTRL 0EE .CNTRL REGISTER CONTRL 04 .CONTRL REGISTER CONTRL 04 .CONTRU REGISTER MEMORY LOCATION FOR THE .COP472 CONTROL WORD HEAD 00 .STARTING MEMORY LOC FOR MEMEND 06 .STARTING MEMORY LOC FOR MEMEND 08 .SET AND ADORNY LOC FOR MEMEND 08 .SET MSEL BIT IN ONTRL LD CONTRL #06 .SET MSEL BIT IN ONTRL LD CONTRL #06 .SET MSEL BIT IN ONTRL LD CONTRL #0FC .SET COP472 IN STAND ALONE MODE LD CONTRL #0FC CGIN: LD B.#HEAD LD CGIN: LD B.#HEAD LD A.#OFO ALD A.#OFO ALD A.#OFO LD A.#OFO ALD A.#OFO LONGREWONT B DONTER LONGRIS AND REPERT <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
SIO = 0E9 .MICROWIRE SHIFT REGISTER PSW = 0EF .PSW REGISTER CNTRL = 0EE .CNTRL REGISTER CONTRL = 04				•	
PSW • 0EF .PSW REGISTER CONTRL • 0E .ONTRL REGISTER CONTRL • 04		PORTGC	= 005	PORT & CONFIGURATION	
PSW • 0EF .PSW REGISTER CONTRL • 0E .ONTRL REGISTER CONTRL • 04					
CNTRL - 0EE CNTRL REGISTER CONTRIL - 04		SIO	= 0E9	;MICROWIRE SHIFT REGISTER	
CNTRL - 0EE CNTRL REGISTER CONTRIL - 04					
CNTRL - 0EE CNTRL REGISTER CONTRIL - 04					
CONTRL = 04 :MEMORY LOCATION FOR THE :COP472 CONTROL WORD HEAD = 00 :STARTING MEMORY LOC FOR :DATA TO BE DISPLAYED MEMSTR = 05 :STARTING MEMORY LOC FOR :STORING SEGMENT DATA MEMEND = 08 :MEMORY LOC FOR LAST :SEGMENT DATA ITART: LD CNTRL,#08 :SET MSEL BIT IN CNTRL LD LD CONTRL,#07C :SET GS_044 G1 AS OUTPUTS LD CONTRL #0FC :SET COP472 IN STAND ALONE MODE :: ITHIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER IGAIN: LD B,#HEAD LD X.#MEMSTR :POINTER TO START ADDRESS IGAIN: LD X.#MEMSTR LD X.#MEMSTR :POINTER TO STORE ADDRESS IGAIN: LD A.[8-] LD X.#MEMSTR POINTER TO STORE ADDRESS IDA A.[8-] IDA A.[8-] IDA :POINTER TO STORE ADDRESS IDA A.[8-] :DOUTEN TO SEGNENT DATA TO A X A.[8-] :DOUTEN TO STORE NO MEMORY IDAD :POINTER TO STORE ADDRESS :DOUTEN :DOUTEN TO STORE NO POURENT IDAD :DOUTEN TO STORE NO P					
Image: COP472 CONTROL WORD Image: COP472 CONTROL WORD Image: COP472 CONTROL WORD Image: Coperation of the content of the conten content of the content of the content of the		CATE		, ON THE REGISTER	
Image: COP472 CONTROL WORD COP472 CONTROL WORD Image: COP472 CONTROL WORD STARTING MEMORY LOC FOR Image: COP472 CONTROL WORD DATA TO BE DISPLAYS THE Image: COP472 CONTROL WORD STARTING MEMORY LOC FOR Image: COP472 CONTROL WORD STORING SEGMENT DATA Image: COP472 CONTROL WORD STORING SEGMENT DATA Image: COP472 CONTROL WORD SEE MSEL BIT IN CNTRL LD CONTROL #068 SET MSEL BIT IN CNTRL LD PORTEC, #032 SEE GS, G44 G 1 AS OUTPUTS LD CONTROL #0FC SEE COP472 IN STAND ALONE MODE Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE : Image: Control #0FC SEE COP472 IN STAND ALONE MODE					
HEAD= 00ISTARTING MEMORY LOC FOR DATA TO BE DISPLAYEDMEMSTR= 05ISTARTING MEMORY LOC FOR ISTORING SEGMENT DATAMEMON= 08ISTORING SEGMENT DATAITART:LDCNTRL#08ISET MSEL BIT IN CNTRL LDLDCONTRL#08ISET GS.G44 G1 AS OUTPUTS LDLDCONTRL#07CISET GS.G44 G1 AS OUTPUTSLDCONTRL#07CISET COP472 IN STAND ALONE MODE IPOINTED BY X REGISTERIDA.MEMSTR POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTERIGAIN:LDB.#HEAD A.[8+]POINTER TO START ADDRESS ICADA A WITH RAM DIGIT AND INCREMENT B POINTERIGAIN:LDA.#OFO A.[8+]JOOKUP SEGMENT DATALDA.#OFO ICADO A NOT FER ICADA A WITH RAM DIGIT AND INCREMENT B POINTERADDA.#OFO ICADA A WITH RAM DIGIT AND INCREMENT B POINTERADDA.#OFO ICADA A WITH RAM DIGIT AND INCREMENT B POINTERADDA.#OFO ICADA A WITH RAM DIGIT AND ICADA IN THE ICADA AND ICADA SAND REPEAT IGITS AND REPEAT IGITS AND REPEATJPNEXDIGIF NECESSARYXSP:LDB.#MEMEND I.PORTEGDKBIT G1 IS USED TO SELECT ICOP472 (PIN 4)		CONTRL	= 04	MEMORY LOCATION FOR THE	
MEMSTR = 05 STARTING MEMORY LOC FOR STORTING SEGMENT DATA MEMEND = 08 MEMORY LOC FOR LAST SEGMENT DATA TART: LD CNTRL#08 SET MSEL BIT IN CNTRL LD LD PORTGC,#0322 SET G5,G48 G1 AS OUTPUTS LD CONTRL#0FC SET COP472 IN STAND ALONE MODE MEMORY LOC FOR LAST LD CONTRL#0FC SET COP472 IN STAND ALONE MODE MEMORY LOC FOR LAST MEMORY LOC FOR LAST LD CONTRL#0FC LD CONTRL#0FC GAIN: LD LD #HEAD LD X#MEMSTR MD A,80F0					
MEMSTR - 05 ISTARTING MEMORY LOC FOR ISTORING SEGMENT DATA MEMEND - 08 MEMORY LOC FOR LAST ISTORING SEGMENT DATA TART: LD CNTRL,#08 ISET MSEL BIT IN CNTRL LD LD PORTGC,#032 ISET GS,G44 G1 AS OUTPUTS LD ISET COP472 IN STAND ALONE MODE II THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER POINTER TO START ADDRESS LD GAIN: LD B,#HEAD POINTER TO STORE AND STORES IN RAM MEMORY POINTED BY X REGISTER GAIN: LD B,#HEAD POINTER TO STORE ADDRESS INCREMENT B POINTER TO STORE ADDRESS GAIN: LD A,18-1 ILOAD A WITH RAM DIGIT AND INCREMENT B POINTER VADD ADD A,49F0 ADD ADDRESS IEXDIG: LD A,18-1 ILOCKUP SEGMENT DATA TO A ADD ADDRESS IFBNE #04 IDORTSET TO THE DIGIT IDIGITS AND REPEAT JP NEXDIG IF NECESSARY		HEAD	= 00		
MEMEND - 08 STORING SEGMENT DATA MEMORY LOC FOR LAST SEGMENT DATA TART: LD CNTRL,#08 SET MSEL BIT IN ONTRL LD LD PORTGC,#032 SET GS,G4& GI AS OUTPUTS LD LD CONTRL,#0FC SET COP472 IN STAND ALONE MODE : START POINTER TO START ADDRESS CAIN LD B,#HEAD POINTER TO START ADDRESS POINTER TO START ADDRESS LD A,#MEMSTR POINTER TO START ADDRESS LD A,#MEMSTR POINTER TO START ADDRESS LD A,#0F0 LOAD A WITH RAM DIGIT AND INCREMENT B POINTER LAID A,#0F0 LOOKUP SEGMENT DATA FOR ADD LAID A,18-1 LOOKUP SEGMENT DATA TO A YA A,1X-1 STORE IN MEMORY LD A,1X-3 STORE IN MEMORY LAID JP NEXDIG JP NEXDIG JF NECESSARY		MEMSTR	- 05		
ITART: LD CNTRL,#08 SET MSEL BIT IN CNTRL LD PORTGC,#032 SET G5,G4& G1 AS OUTPUTS LD CONTRL,#0FC SET COP472 IN STAND ALONE MODE : THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER IGAIN: LD B,#HEAD POINTER TO START ADDRESS LD X,#MEMSTR POINTER TO STORE ADDRESS IEXDIG: LD A,[B+] ICAD A,[B+] ICAD A WITH RAM DIGIT AND INCREMENT DATA FOR PAMEMORY POINTER TO STORE ADDRESS IEXDIG: LD A,[B+] ICAD A,[B+] ICAD A MOD OFFSET TO THE DIGIT ADD A,#0F0 ADD OFFSET TO THE DIGIT ICACEMENT B POINTER ADD A,[X+] IFBNE #04 CHECK FOR END OF FOUR IFBNE #04 CHECK FOR END OF FOUR ICHECK FOR END OF FOUR IFBNE #04 CHECK FOR END OF FOUR IFF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY.		MEMOTI	- 00		
ATART: LD CNTRL,#08 :SET MSEL BIT IN CNTRL LD PORTGC,#032 :SET G5,G48 G1 AS OUTPUTS LD CONTRL,#0FC :SET COP472 IN STAND ALONE MODE YOUNTED BY X REGISTER SET G5,G48 G1 AS OUTPUTS AGAIN: LD B,#HEAD LD X,#MEMSTR POINTER TO START ADDRESS LEXDIG: LD ADD A,10+1 LAID :LOCKUP SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTER TO START ADDRESS LD X,#MEMSTR POINTER TO STORE ADDRESS LAID ADD A,10+1 LAID YP NEXDIG		MEMEND	= 08	MEMORY LOC FOR LAST	
LD PORTGC.#032 SET G5,G4& G1 AS OUTPUTS LD CONTRL.#0FC SET COP472 IN STAND ALONE MODE THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER POINTER TO START ADDRESS KGAIN: LD B,#HEAD POINTER TO STORE ADDRESS LD X.#MEMSTR POINTER TO STORE ADDRESS IEXDIG: LD A,#0F0 I.OAD A WITH RAM DIGIT AND INCREMENT B POINTER ADD A,#0F0 I.OOKP SEGMENT DATA TO A X A,#0F0 I.OOKP SEGMENT DATA TO A X A,[X+] STORE IN MEMORY IFBNE #04 DIGITS AND REPEAT JP NEXDIG JF NECESSARY				SEGMENT DATA	
LD PORTGC.#032 SET G5,G4& G1 AS OUTPUTS LD CONTRL.#0FC SET COP472 IN STAND ALONE MODE THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER POINTER TO START ADDRESS KGAIN: LD B,#HEAD POINTER TO STORE ADDRESS LD X.#MEMSTR POINTER TO STORE ADDRESS IEXDIG: LD A,#0F0 I.OAD A WITH RAM DIGIT AND INCREMENT B POINTER ADD A,#0F0 I.OOKP SEGMENT DATA TO A X A,#0F0 I.OOKP SEGMENT DATA TO A X A,[X+] STORE IN MEMORY IFBNE #04 DIGITS AND REPEAT JP NEXDIG JF NECESSARY					
LD PORTGC,#032 SET G5,G4& G1 AS OUTPUTS LD CONTRL,#0FC SET COP472 IN STAND ALONE MODE </td <td>TART</td> <td>LD</td> <td>CNTRL.#08</td> <td>SET MSEL BIT IN CNTRL</td> <td></td>	TART	LD	CNTRL.#08	SET MSEL BIT IN CNTRL	
THIS ROUTINE GETS THE SEGMENT DATA FOR RAM DIGITS POINTED BY B REGISTER AND STORES IN RAM MEMORY POINTED BY X REGISTER IGAIN: LD B,#HEAD :POINTER TO START ADDRESS LD X,#MEMSTR :POINTER TO STORE ADDRESS IEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND INCREMENT B POINTER ADD A,#0F0 :ADD OFFSET TO THE DIGIT LAID :LOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOR END OF FOUR DIGITS AND REPEAT JP NEXDIG :IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION NEXDIG :LD B,#MEMEND :LOAD THE START ADDRESS RBIT 1,PORTGD :BIT GI IS USED TO SELECT ;COP472 (PIN 4)					
YOUNTED BY X REGISTER XGAIN: LD B,#HEAD :POINTER TO START ADDRESS LD X,#MEMSTR :POINTER TO STORE ADDRESS VEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND VEXDIG: LD A,#OFO :ADD OFFSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :DIGITS AND OF FOUR DIGITS AND REPEAT JP NEXDIG THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION :IF NECESSARY SSP: LD B,#MEMEND :LOAD THE START ADDRESS NSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :BIT G1 IS USED TO SELECT COP472 (PIN 4) :BIT G1 IS USED TO SELECT :COP472 (PIN 4)		LD	CONTRL,#0FC	SET COP472 IN STAND ALONE MODE	
YOUNTED BY X REGISTER XGAIN: LD B,#HEAD :POINTER TO START ADDRESS LD X,#MEMSTR :POINTER TO STORE ADDRESS VEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND VEXDIG: LD A,#OFO :ADD OFFSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :DIGITS AND OF FOUR DIGITS AND REPEAT JP NEXDIG THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION :IF NECESSARY SSP: LD B,#MEMEND :LOAD THE START ADDRESS NSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :BIT G1 IS USED TO SELECT COP472 (PIN 4) :BIT G1 IS USED TO SELECT :COP472 (PIN 4)				;	
YOUNTED BY X REGISTER XGAIN: LD B,#HEAD :POINTER TO START ADDRESS LD X,#MEMSTR :POINTER TO STORE ADDRESS VEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND VEXDIG: LD A,#OFO :ADD OFFSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :DIGITS AND OF FOUR DIGITS AND REPEAT JP NEXDIG THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION :IF NECESSARY SSP: LD B,#MEMEND :LOAD THE START ADDRESS NSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :LOAD THE START ADDRESS SSP: LD B,#MEMEND :BIT G1 IS USED TO SELECT COP472 (PIN 4) :BIT G1 IS USED TO SELECT :COP472 (PIN 4)					
LD X,#MEMSTR :POINTER TO STORE ADDRESS JEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND INCREMENT B POINTER ADD A,#0F0 :ADD OFFSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOR END OF FOUR JP NEXDIG :IF NECESSARY			MENT DATA FOR RAM DIG	BITS POINTED BY B REGISTER AND STORES IN RAM MEMORY	
LD X,#MEMSTR :POINTER TO STORE ADDRESS NEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND :INCREMENT B POINTER ADD A,#OFO :ADD OFPSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOR END OF FOUR JP NEXDIG :IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY. STORE IN MEMORY SP: LD B,#MEMEND :LOAD THE START ADDRESS 1,PORTGD SP: LD B,#MEMEND :LOAD THE START ADDRESS 1,PORTGD					
LD X,#MEMSTR :POINTER TO STORE ADDRESS JEXDIG: LD A,[B+] :LOAD A WITH RAM DIGIT AND INCREMENT B POINTER ADD A,#0F0 :ADD OFFSET TO THE DIGIT LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOR END OF FOUR JP NEXDIG :IF NECESSARY	GAIN:	LD	B.#HEAD	POINTER TO START ADDRESS	
INCREMENT B POINTER ADD A,#0F0 ADD A,#0F0 ADD FOR IAD ILOOKUP SEGMENT DATA TO A X A,[X+] IFBNE #04 DIGITS AND REPEAT JP NEXDIG IF NECESSARY			•		
ADD A,#0F0 :ADD OFFSET TO THE DIGIT LAID :LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOUR EDD OF FOUR DIGITS AND REPEAT JP NEXDIG :IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY. SP: LD B,#MEMEND :LOAD THE START ADDRESS RBIT 1,PORTGD :BIT G1 IS USED TO SELECT :COP472 (PIN 4)	EXDIG:	LD	A,[B+]	;LOAD A WITH RAM DIGIT AND	
LAID :LOOKUP SEGMENT DATA TO A X A,[X+] :STORE IN MEMORY IFBNE #04 :CHECK FOR END OF FOUR :DIGITS AND REPEAT :DIGITS AND REPEAT JP NEXDIG :IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION			4		
X A,[X+] STORE IN MEMORY IFBNE #04 CHECK FOR END OF FOUR DIGITS AND REPEAT JP NEXDIG THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION IF NECESSARY ON THE LCD DISPLAY. B,#MEMEND LOAD THE START ADDRESS RBIT 1,PORTGD BIT G1 IS USED TO SELECT COP472 (PIN 4) COP472 (PIN 4)			A,#0F0		
IFBNE #04 :CHECK FOR END OF FOUR DIGITS AND REPEAT JP NEXDIG :IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY. DSP: LD B,#MEMEND :LOAD THE START ADDRESS RBIT 1,PORTGD :BIT G1 IS USED TO SELECT :COP472 (PIN 4)			A.[X+]		
JP NEXDIG ;IF NECESSARY THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY. DSP: LD B,#MEMEND ;LOAD THE START ADDRESS RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)					
THIS ROUTINE DISPLAYS THE CONTENTS OF FOUR MEMORY LOCATION ON THE LCD DISPLAY. DSP: LD B,#MEMEND :LOAD THE START ADDRESS RBIT 1,PORTGD :BIT G1 IS USED TO SELECT ;COP472 (PIN 4)			#04		
ON THE LCD DISPLAY. DSP: LD B.#MEMEND ;LOAD THE START ADDRESS RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)			*04	;DIGITS AND REPEAT	
ON THE LCD DISPLAY. DSP: LD B,#MEMEND :LOAD THE START ADDRESS RBIT 1,PORTGD :BIT G1 IS USED TO SELECT ;COP472 (PIN 4)		IFBNE			
ON THE LCD DISPLAY. DSP: LD B.#MEMEND ;LOAD THE START ADDRESS RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)		IFBNE			
RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)		IFBNE JP	NEXDIG	;IF NECESSARY	
RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)		IFBNE JP IE DISPLAYS THE	NEXDIG	;IF NECESSARY	
RBIT 1,PORTGD ;BIT G1 IS USED TO SELECT ;COP472 (PIN 4)		IFBNE JP IE DISPLAYS THE	NEXDIG	;IF NECESSARY	
;COP472 (PIN 4)	ON THE LCD	IFBNE JP IE DISPLAYS THE DISPLAY.	NEXDIG CONTENTS OF FOUR MER	;IF NECESSARY	
		IFBNE JP IE DISPLAYS THE DISPLAY. LD	NEXDIG CONTENTS OF FOUR MEN B,#MEMEND	;IF NECESSARY MORY LOCATION ;LOAD THE START ADDRESS	
	ON THE LCD	IFBNE JP IE DISPLAYS THE DISPLAY. LD	NEXDIG CONTENTS OF FOUR MEN B,#MEMEND	;IF NECESSARY MORY LOCATION ;LOAD THE START ADDRESS ;BIT G1 IS USED TO SELECT	

AN-579

REPEAT	LD	A,[B-]	SEGMENT DATA TO A
CFEAT.	x	A,SIO	LOAD THE SIO REGISTER
	SBIT	#2.PSW	SET BUSY BIT IN PSW
	IFBIT	#2,FSW #2.PSW	WAIT TILL SHIFTING IS
	JР	WAIT	COMPLETE
	IFBNE	#04	
	JP	REPEAT	DIGITS AND REPEAT
	SBIT	1.PORTGD	DESELECT COP472
OOP:	JP	LOOP	DONE DISPLAYING
00P:	JP	LOOF	, DONE DISPLATING
STORE THE		FOR SEGMENT DATA IN ROM	LOCATION OFO
	.=0F0		
	.BYTE	03F,006,05B,04F	;DATA FOR 0, 1, 2, 3
	BYTE	066,06D,07D,07	;DATA FOR 4,5,6,7
	BYTE	07F,067,077,07C	;DATA FOR 8,9,A,B
	.BYTE	039,05E,079,071	;DATA FOR C,D,E,F
	.END		
			TL/DD/1025
Dial-A-Help cess to an lines 24 hou from the M application	er is a service pr automated inform urs a day. The system icrocontroller App data about NSC	nation storage and retrieval sy stem capabilities include a ME plications Group and a FILE S	lper. Applications Group. The Dial-A-Helper system provides a stem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to ar SECTION mode that can be used to search out and retriev m system requirement is a dumb terminal, 300 or 1200 bac
Dial-A-Help cess to an lines 24 hou from the M application modem, an With a com SECTION to Modem	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone.	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME olications Group and a FILE S Microcontrollers. The minimum skage and a PC, the code de se. The Dial-A-Helper telephor	Applications Group. The Dial-A-Helper system provides a stem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to ar SECTION mode that can be used to search out and retriev m system requirement is a dumb terminal, 300 or 1200 bau etailed in this App Note can be downloaded from the FIL
Dial-A-Help cess to an lines 24 hou from the M application modem, an With a com SECTION to Modem	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone. munications pace o disk for later us n (408) 739-1162	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME plications Group and a FILE S Microcontrollers. The minimu skage and a PC, the code de se. The Dial-A-Helper telephor	Applications Group. The Dial-A-Helper system provides a stem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to ar SECTION mode that can be used to search out and retriev m system requirement is a dumb terminal, 300 or 1200 bau etailed in this App Note can be downloaded from the FIL
Dial-A-Help cess to an lines 24 hou from the M application modem, an With a com SECTION to Modem	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone. munications pace o disk for later us n (408) 739-1162	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME plications Group and a FILE S Microcontrollers. The minimu skage and a PC, the code de se. The Dial-A-Helper telephor	Applications Group. The Dial-A-Helper system provides a restem that may be accessed over standard dial-up telephor response to a standard dial-up telephor response to a search out and retrieve m system requirement is a dumb terminal, 300 or 1200 bau stailed in this App Note can be downloaded from the FIL ne lines are:
Dial-A-Help cess to an lines 24 hou from the M application modem, an With a corr SECTION t Moderr Voice	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone. munications pace o disk for later us n (408) 739-1162	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME plications Group and a FILE S Microcontrollers. The minimu skage and a PC, the code de se. The Dial-A-Helper telephor	Applications Group. The Dial-A-Helper system provides a restem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to an SECTION mode that can be used to search out and retrieven m system requirement is a dumb terminal, 300 or 1200 bau etailed in this App Note can be downloaded from the FIL ne lines are:
Dial-A-Help cess to an lines 24 hot from the M application modem, an With a com SECTION to Modem Voice	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone. mmunications pacto o disk for later us n (408) 739-1162 (408) 721-5582	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME olications Group and a FILE S Microcontrollers. The minimur skage and a PC, the code de se. The Dial-A-Helper telephor For Additional Informati	Applications Group. The Dial-A-Helper system provides a restem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to an SECTION mode that can be used to search out and retriev m system requirement is a dumb terminal, 300 or 1200 bac etailed in this App Note can be downloaded from the FIL ne lines are: on, Please Contact Factory Lit. # 100
Dial-A-Help cess to an lines 24 hou from the M application modem, an With a con SECTION t Modern Voice	er is a service pr automated inform Jrs a day. The sys- icrocontroller App data about NSC d a telephone. imunications pactor o disk for later us (408) 739-1162 (408) 721-5582	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME olications Group and a FILE S Microcontrollers. The minimur skage and a PC, the code de se. The Dial-A-Helper telephor For Additional Information	Applications Group. The Dial-A-Helper system provides a restem that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to an SECTION mode that can be used to search out and retrieven m system requirement is a dumb terminal, 300 or 1200 bau etailed in this App Note can be downloaded from the FIL ne lines are:
Dial-A-Help cess to an lines 24 hou from the M application wodem, an With a com SECTION to Modern Voice	er is a service pr automated inform urs a day. The sys- icrocontroller App data about NSC d a telephone. munications pace o disk for later us n (408) 739-1162 (408) 721-5582 ORT POLICY S PRODUCTS A UCTOR CORPOR port devices or which, (a) are in body, or (b) suppor perform, when p uctions for use p nably expected to	rovided by the Microcontroller nation storage and retrieval sy stem capabilities include a ME Dications Group and a FILE S Microcontrollers. The minimu skage and a PC, the code de se. The Dial-A-Helper telephor For Additional Information For Additional Information NRE NOT AUTHORIZED FO THOUT THE EXPRESS WE	Applications Group. The Dial-A-Helper system provides a restern that may be accessed over standard dial-up telephor SSAGE SECTION (electronic mail) for communicating to an SECTION mode that can be used to search out and retrieve m system requirement is a dumb terminal, 300 or 1200 bac etailed in this App Note can be downloaded from the FIL etailed in this App Note can be downloaded from the FIL on, Please Contact Factory Lit. # 100 R USE AS CRITICAL COMPONENTS IN LIFE SUPPOI RITTEN APPROVAL OF THE PRESIDENT OF NATION 2. A critical component is any component of a 1

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.