

Low-cost circuit programs EEPROMs

Jarrold Eliason, Ramtron, Colorado Springs, CO


WHEN YOU MIGRATE to 3.3V system supplies, you must usually replace your old, reliable EEPROM programmer with a new, overly flexible and expensive universal programmer. We could not find a 3.3V programmer for less than \$1000. For less than \$100, the circuit in **Figure 1** extends the functional life of any 5V EEPROM programmer. You can apply the circuit to any bidirectional 5 to 3.3V level-translating application. The key to the circuit lies in choosing the correct logic families. The 74VHC and 74LVC families handle the

5-to-3.3V conversion better than previous logic families, such as the 74HC series. The 74HC family accommodates 3.3V operation, but the input-protection diodes clamp the input voltage within a diode drop of V_{DD} (**Figure 2a**). So, applying 5V to the input of a 74HC part powered from 3.3V results in much undesired current. An external resistor could limit this current, but this fix would impact bus speed. The 74VHCT and 74LVC families do not use a reverse-biased diode to V_{DD} (**Figure 2b**), so the input voltage can safely rise to 5.5V, re-

gardless of the supply level.

The 74HCT family handles the 3.3-to-5V conversion. This 5V CMOS logic family uses input switching levels skewed to accommodate TTL-level inputs. The low and high levels are 0.8 and 2.4V, respectively, in comparison with the typical CMOS levels of 1.5 and 3.5V. Because the inputs receive high levels of 3.3V at most, CMOS-optimized 74HC logic would not guarantee recognition of logic 1 inputs. On the other hand, to a 74HCT powered from 5V, a 3.3V input level represents a solid logic 1. We selected the tristatable


Figure 1



For less than \$100, this circuit adapts a 5V EEPROM programmer for 3.3V operation.

buffer function for the EEPROM-programmer level translation. The circuit in **Figure 1** programs a 3.3V, 64-kbit EEPROM, using a 5V programmer. For the address and control pins, the output-enable pin of the 74VHC chips is constantly active. For the bidirectional data bus, the OEB5 and OE3 signals control the in/out selection. When OEB5 is low and OE3 is high, a read operation takes place, and the EEPROM has control of the data bus. When OEB5 is high and OE3 is low, a write operation takes place, and the programmer drives the data bus.

Figure 2



The 3.3V-powered 74HC-logic inputs are not amenable to 5V inputs (a); 74VHC and 74LVC inputs have no such problem (b).

A 28-pin DIP socket, IC₂, connects to the 5V EEPROM programmer. The circuit uses an additional adapter to interface to the 32-pin PLCC target device, IC₁. The 74VHC and 74LVC logic parts are not readily available in DIP form, so you can use SOIC-to-DIP adapters for breadboarding. If the 74HCT541 is not available, you can use the alternate-pinout 241 or 244.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/vote.asp.

Circuit yields ultralow-noise VGA


Dale Ouimette, California Institute of Technology, Pasadena, CA

A NUMBER OF SINGLE-CHIP VGAs variable-gain amplifiers are available today. Unfortunately, they all have drawbacks, such as high noise, 55V limit, low input impedance, or nonlinear gain/frequency characteristics. The circuit in **Figure 1** is a 16-step, ultralow-noise VGA that solves many of these

problems. IC₁ is a low-noise quad op amp, and IC₂ is a quad SPDT CMOS switch. The stages switch in successive multiplication (gain) factors using a TTL binary code. The values shown provide 0- to 45-dB gain in 3-dB steps. For best low-noise performance, the higher gain stages precede the lower gain stages. The circuit

exhibits approximately 3 nV/ $\sqrt{\text{Hz}}$, referred to the input, for most gain settings. The highest noise is 4.5 nV/ $\sqrt{\text{Hz}}$ at a gain of 9 dB. Distributing the total gain across multiple stages increases the overall bandwidth. The output stage has a different configuration to yield a low-output-impedance output driver

Figure 1



This VGA offers ultralow noise, a wide dynamic range, and high bandwidth.

at all gain settings.

If you need to remotely control the gain, you must concern yourself with ground loops that can compromise the low-noise characteristics of the circuit. One solution is to place optoisolators in the four digital-control lines, so that no ground connection exists between the two ends of the cable except through the power supply. The method you use is an analog differential-control voltage using an ADC to generate the 4 bits. **Figure 2** shows a circuit that performs this function well. IC₁ is a differential receiver, and IC₂ is an 8-bit ADC. In some applications, you could get away with using only the ADC, because it already has a differential input. However, you must take care not to exceed the narrow common-mode range of the ADC's input. A more robust solution is to place a differential receiver in front of the ADC, as shown. R₁ and C₁ form a lowpass filter for the control voltage to the ADC. The 4 high-order bits from the ADC control the CMOS switches. As shown, the ADC op-

TABLE 1—PERFORMANCE VERSUS GAIN

Step	Gain (dB)	V/V	Noise (referred to input) (nV/√Hz)	3-dB bandwidth (MHz)
0	0	1	3.1	10.5
1	3	1.4	3.8	7.7
2	6	2	4.4	5.1
3	9	2.8	4.5	4.6
4	12	4	3.6	2.7
5	15	5.6	3.6	2.7
6	18	7.9	3.7	2.6
7	21	11.2	3.7	2.6
8	24	15.8	3	0.88
9	27	22.4	3	0.89
10	30	31.6	3	0.94
11	33	44.7	3	0.96
12	36	63.1	3	0.97
13	39	89.1	3	0.97
14	42	125.9	3	1.04
15	45	177.8	3	1.02

erates in a self-clocking mode and needs no other controls.


R₂ and C₂ control the sampling frequency, approximately 640 kHz for the values shown. D₁, R₃, and C₃ provide power-up initialization for the ADC's clocking function. The control-voltage steps are 310 mV apart, providing ample noise immunity. **Table 1** shows the performance of the overall circuit with ana-

log control. You can use R₁ and R₂ in **Figure 1** to shift down the overall gain range with little sacrifice of noise characteristics. You can obviously alter the individual gain stages to yield other ranges and step sizes, such as 0 to 30 dB in 2-dB steps. At the expense of circuit simplicity, you could replace the quad op amp with four ultra-low-noise op amps, such as the LT1128 or AD797. This replacement lowers the noise to approximately 1.4 nV/√Hz. You could also increase the number of stages, thereby providing a wider dynamic range, finer gain steps, or both. The benefits of this circuit over commercially avail-

able single-chip VGAs include ultra-low noise, high bandwidth, ±13V range, high input impedance, ground-loop immunity, and user-defined dynamic range and step size.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/vote.asp.

Figure 2



An ADC controls the gain-setting codes for the circuit in **Figure 1**.

Sequential channel selector simplifies software

Alex Knight, Cummins Engine Co, Columbus, IN


AN EFFICIENT BUT POWERFUL circuit is useful for a variety of applications with limited I/O and for which you want to use one input to sequentially select a different output channel (Figure 1). When the software changes the state of only one input, the circuit sequentially selects one output channel at a time for test purposes. Because the test-application environment is potentially harsh, the circuit must have relatively high noise immunity and transient protection at the inputs. You must also be able to reset the circuit to resynchronize the hardware with a test program after any interruption in testing.

Although the resulting circuit may seem simple and standard, it is distinctly robust. The delayed reset signals at IC₂'s Pin 1 and IC₃'s Pin 2 return the counter and flip-flop ICs to their initial state so that OUT₁ is the first channel active at the first count. The power-on and switch-activated reset circuit includes R₁, D₃, and D₄ to protect against ESD that could arc over the switch contacts when someone first touches the switch. The IN signal input circuit has similar transient protection with R₂, D₁, and D₂. A simple RC oscillator generates the clock signal at IC₂'s Pin 9, and the second four-stage binary counter, IC₃, divides this clock by

16. The oscillator frequency is approximately 21 Hz, but you can change R₃ and C₁ to produce the desired frequency, which is approximately 1/R₃C₁. You can also use a potentiometer in place of R₃ to make the frequency adjustable. Keep in mind that the flip-flop clock-cycle period should be much less than the expected active and inactive periods of the IN signal but long enough to produce adequate debouncing of the input signal to maintain good noise immunity. The circuit serves a low-speed application, so the clock at IC₂'s Pin 9 is 1.3 Hz.

The circuit filters and buffers the IN signal before sending it to the flip-flop

Figure 1



A robust circuit uses one input to sequentially select one output channel at a time.

input at IC₂'s pin 4. The Schmitt inverter, IC₁ with its built-in hysteresis and the cascaded flip-flop circuit provide high immunity to noise, and the cascaded flip-flop ignores any glitches on the input signal that occur asynchronously to the flip-flop clock signal's positive-going transitions. The circuit uses the Q₁ output signal as the CLK_A clock input to the first four-stage binary ripple counter, IC₃. Negative-going transitions increment the counter as the timing diagram indicates at counts 1, 2, and 3 (Figure 2). The circuit uses the Q₂ output to select the active-high CS₁ chip-select input of IC₄'s one-of-eight decoder, which allows plenty of time for the ripple counter outputs to stabilize, even at high flip-flop clock speeds. These outputs do not simultaneously change states. With CS₁ high, the positive-going Q₃ output signal at the LE

input of the decoder (IC₄, pin 4) latches the output channel that the state of the A₀-to-A₂ address inputs select. Latching the output channel ensures you that any subsequent noise-induced counter-output state changes will not affect the output-channel states. While CS₁ is low, the Y₀-to-Y₇ outputs from IC₄ are also low. This design maintains a similar off-time for all of the output channels, as reflected in the input signal, although the circuit delays any change of state for each of the outputs by approximately two cycles of the flip-flop clock period.


IC₅ can drive loads that sink as much as 350 mA at room temperature, such as relays, solenoids, dc motors, and lamps. This eight-channel source-driver IC is unnecessary if CMOS outputs suffice as the channel-select signals. The IC₅ source voltage can climb to 35V if you add a sep-

arate supply. IC₅ has internal diodes on all of the outputs to clamp inductive spikes.

The circuit includes a switch for generating a reset signal, which you can use in addition to or instead of an external reset signal. The input can also be an external analog signal or non-TTL, as long as you properly compensate for any dc offset necessary to work at the switching thresholds of the Schmitt inverter. You can cascade additional ripple-counter stages and add decoders and output drivers to select from more output channels.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/vote.asp.

Figure 2



Negative-going transitions increment the counter at counts 1, 2, and 3.

μC provides timer function

Tito Smailgich, ENIC, Belgrade, Yugoslavia


THE CIRCUIT IN FIGURE 1 is a μC-based programmable timer with two output channels. The first channel, activated by pressing the red switch, S₃, has a red LED at its output. This channel is active until it reaches its desired time-out point. The second output channel connects to a green LED and is active after a preselected time-out period. The second channel remains active until the next depression of the red switch. You can deactivate both channels at any time by pressing the green switch, S₁. In normal mode, the display shows the current re-

mainder of the desired time in seconds. The display decrements by 1 until it reaches 0. The timebase in seconds derives from the main oscillator of the μC, which generates a real-time interrupt every 8 msec. The μC multiplies the 8 msec by 125, yielding a timebase of 1 sec. You program the desired time interval by pressing the yellow switch, S₂; the display decrements the value by 1 until it reaches 0, after which it starts with 99. If you need to put the

timer interval into memory, press the green switch, and the μC writes the value in its internal EEPROM. You can download the software for the MC68HC11E1 μC from EDN's Web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2629.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/vote.asp.

Figure 1



An MC68HC11 μC provides flexible timing functions.